Search Constraints

Start Over
Filtering by: Committee Member Temes, Gabor Remove constraint Committee Member: Temes, Gabor

Search Results

  • Target Localization Using Approximate Maximum Likelihood for MIMO Radar Systems

    Creator:
    Almalki, Abdulellah
    Abstract:
    This thesis deals with target localization using multiple-input multiple-output (MIMO) radars. In the field of communications, navigation, radar, and sensing networks, one of the common and most sophisticated problems is target localization. We develop a target localization scheme in distributed MIMO radar systems using bistatic range measurements. The localization approach...
    Resource Type:
    Masters Thesis
    Full Text:
    gratitude to Professor Bella Bose, Professor Gabor Temes, and Graduate Council Representative, William

  • Digital Solutions for Analog Shortcomings in Delta-Sigma Analog-to-Digital Converters

    Creator:
    Mirzaie, Hossein
    Abstract:
    Portable, high power efficiency communication devices is a growing market in the semiconductor industry. Analog-to-digital converters (ADC) are key interface that are used to digitize the sensed information. Recently, digital techniques have been proposed to improve analog building block power efficiency in sub-micron technologies. This research focuses on mixed signal...
    Resource Type:
    Dissertation
    Full Text:
    acknowledge all the members of my committee, Dr. Gabor Temes, Dr. Huaping Liu, Dr. Tejasvi Anand, and Dr

  • A Wide Modulation Range and PVT-Tolerant Spread-Spectrum Modulation Clock Generator

    Creator:
    Sun, Hyuk
    Abstract:
    This dissertation presents a phase domain in-loop-bandwidth spread-spectrum clock generation technique. In this proposed technique, a charge-based discrete-time loop filter is proposed to enable the phase domain in-loop-bandwidth spread-spectrum modulation without a delta-sigma modulator or time-to-digital converter. The in-loop-bandwidth modulation technique maximizes the loop bandwidth to improve phase noise suppression...
    Resource Type:
    Dissertation
    Full Text:
    give thanks to the committee members, Professor Gabor Temes, Professor Karti Mayaram, and Professor

  • Data driven optimization in SAR ADC

    Creator:
    Leung, Jerry
    Abstract:
    Recent publications show that successive approximation register (SAR) analog to digital converters (ADC) are capable of achieving high efficiency over other ADC topologies. Furthermore, techniques have been adopted to process signals with low activity periods, such as biomedical and industrial sensors. Prior work used least- significant bit first quantization (LSBFQ)...
    Resource Type:
    Masters Thesis

  • Interactive Internet connection for a remote digital signal processing lab

    Creator:
    Ehler, Michael
    Abstract:
    A remote Digital Signal Processing (DSP) lab for the Internet is developed to give students the opportunity to work together online with a remotely located Digital Signal Processor (DSP). Students in different locations can work together with the DSP as if they were present in the lab. To make this...
    Resource Type:
    Masters Thesis
    Full Text:
    Kolodziej, my minor professor, for their help and support. I also give my special thanks to Prof. Gabor

  • Design of low power 2.4GHz CMOS LC balanced oscillators with low phase noise and large tuning range

    Creator:
    Seshan, Nilakantan
    Abstract:
    The design of two 2.4GHz CMOS LC balanced oscillators in the 0.25μm National BiCMOS process for Bluetooth specifications is presented. These oscillators achieve low phase noise with low power consumption. At a frequency offset of 500KHz from the 2.11GHz carrier, the measured phase noise is -101.9dBc/Hz for the NMOS oscillator...
    Resource Type:
    Masters Thesis
    Full Text:
    been the wind beneath my wings. I would also like to acknowledge Dr. Gabor Temes and Dr. Keith Levien

  • Energy-efficient OTA architectures using load-pole cancellation

    Creator:
    Ramakrishna, Pavan Kumar
    Abstract:
    The CMOS two-stage Operational Transconductance Amplifier (OTA) has been a key enabler for mixed-signal IC design for nearly four decades . This research focuses on a modified two-stage CMOS OTA that features load-pole cancellation (LPC); i.e., the resulting architecture is essentially a two-stage CMOS OTA with no load capacitance. The...
    Resource Type:
    Masters Thesis
    Full Text:
    classes from Prof. Un-Ku Moon, Prof. Gabor Temes, Prof. Matthew Johnston, Prof. Tejasvi Anand and Prof

  • Processing sequences of chromatophore images with application to a signal transduction pathway modeling

    Creator:
    Orhanovic, Iva
    Abstract:
    Systems biology is becoming increasingly important for the study of living organisms. It focuses on the mathematical understanding of biological systems. Cells, the basic units of all living creatures, are biological systems of major interest. Considerable work is being done towards modeling cells as mathematical systems. At the same time,...
    Resource Type:
    Dissertation

  • gm/ID Design Techniques for Low-power High-performance CMOS Analog Integrated Circuits

    Creator:
    Aueamnuay, Chaiyanut
    Abstract:
    The gm/ID-based design of analog integrated circuits introduced in 1996 employs an empirical transistor sizing methodology using SPICE-generated lookup tables that enables good agreement between simulations and specifications. This thesis introduces a new SPICE lookup table that extends the gm/ID approach to the Miller pole-splitting frequency compensation of the classical...
    Resource Type:
    Masters Thesis
    Full Text:
    , Arun Natarajan and Gabor Temes who have taught fundamental analog IC design knowledge to me. Their

  • Digital Friendly Continuous-Time Delta-Sigma Analog-to-Digital Converters

    Creator:
    Maghami, Hamidreza
    Abstract:
    Conventional Delta-Sigma analog-to-digital converters (ADCs) utilize operational transconductance amplifiers (OTAs) in their loop filter implementation followed by multi-bit voltage domain quantizers. As CMOS integrated circuit technology scales to smaller geometries, the minimum transistor length and the intrinsic gain of the transistors decrease. Moreover, with process scaling the voltage headroom decreases...
    Resource Type:
    Dissertation
    Full Text:
    to my Ph.D. program committee members Pro- fessor Gabor Temes, Professor Un-Ku Moon and Professor