Bhagavatheeswaran, Shanthi, S. (2001-02-23)
This thesis presents a systematic top-down methodology for simulating a
phase-locked loop using a macro model in Verilog-A. The macromodel has been
used to evaluate the jitter due to supply noise, thermal noise, and gr ...