Search Constraints

Start Over
Filtering by: Creator Croft, Brian A. Remove constraint Creator: Croft, Brian A. Academic Affiliation Electrical Engineering and Computer Science Remove constraint Academic Affiliation: Electrical Engineering and Computer Science

Search Results

  • A DC-DC converter architecture for low-power, high-resistance thermoelectric generators for use in body-powered designs

    Creator:
    Miller, Brian A.
    Abstract:
    This thesis presents a low power DC-DC converter suitable for harvesting energy from high impedance thermoelectric generators (TEGs) for the use in body powered electronics. The chip has been fabricated in a 130nm CMOS technology. To meet the power demands of body powered networks, a novel dual-path architecture capable of...
    Resource Type:
    Masters Thesis
    Full Text:
    an efficiency of 68% for a load of 5 μW. ©Copyright by Brian A

  • Amorphous oxide semiconductors in circuit applications

    Creator:
    McFarlane, Brian Ross
    Abstract:
    The focus of this thesis is the investigation of thin-film transistors (TFTs) based on amorphous oxide semiconductors (AOSs) in two circuit applications. To date, circuits implemented with AOS-based TFTs have been primarily enhancement-enhancement inverters, ring oscillators based on these inverters operating at peak frequencies up to ~400 kHz, and two-transistor...
    Resource Type:
    Masters Thesis
    Full Text:
    AN ABSTRACT OF THE THESIS OF Brian Ross McFarlane for the degree of

  • Atomic solid state energy scale applied to novel thin-film solar absorbers

    Creator:
    Pelatt, Brian D.
    Abstract:
    The atomic solid state energy (SSE) scale is introduced as a tool for inorganic materials design. The SSE scale is obtained by assessing an average electron affinity (EA) (for a cation) or an average ionization potential (IP) (for an anion) for each atom using data from compounds having that specific...
    Resource Type:
    Dissertation
    Full Text:
    Solar Absorbers by Brian D. Pelatt A DISSERTATION submitted to Oregon State University in partial

  • A novel method for zinc oxide nanowire sensor fabrication

    Creator:
    Pelatt, Brian D.
    Abstract:
    Interest in nanomaterials is motivated partly by their potential for sensor arrays to detect different gases. Nanowires in particular are of interest because their high surface-to-volume ratio promises the possibility of high sensitivity. However, because of their discrete quasi-one-dimensional geometry, electrical integration of nanowires into photolithographically defined devices and circuits...
    Resource Type:
    Masters Thesis
    Full Text:
    Fabrication by Brian D. Pelatt A THESIS submitted to Oregon State University in partial fulfillment of

  • Adversarial planning by strategy switching in a real-time strategy game

    Creator:
    King, Brian D.
    Abstract:
    We consider the problem of strategic adversarial planning in a Real-Time Strategy (RTS) game. Strategic adversarial planning is the generation of a network of high-level tasks to satisfy goals while anticipating an adversary's actions. In this thesis we describe an abstract state and action space used for planning in an...
    Resource Type:
    Masters Thesis
    Full Text:
    Strategy Game by Brian D. King A THESIS submitted to Oregon State University in partial fulfillment

  • Accurate and efficient simulation of synchronous digital switching noise in system on a chip

    Creator:
    Habal, Husni
    Abstract:
    A new method is presented to compress switching information in large digital circuits. This is combined with an efficient approach of generating the noise signatures of cells in a digital library that results in an accurate and efficient approach for estimating the noise generated in digital circuits. This method provides...
    Resource Type:
    Masters Thesis
    Full Text:
    Efficient Simulation of Synchronous Digital Switching Noise in Systems on a Chip Abstract approved

  • Substrate noise coupling analysis in 0.18um silicon germanium (SiGe) and silicon on insulator (SOI) processes

    Creator:
    Pham, Hui En
    Abstract:
    Analysis of substrate noise coupling has been performed for a 0.18¹m lightly doped silicon germanium BiCMOS process. Techniques to minimize noise coupling in the chip and board design are presented, as well as methods for accurate modeling for substrate noise coupling simulations. Measurements from a test chip were taken to...
    Resource Type:
    Masters Thesis
    Full Text:
    , and Brian Owens who worked closely with me. Robert Batten was a valu- able resource, providing me

  • Time-based analog signal processing

    Creator:
    Drost, Brian George
    Abstract:
    As CMOS processes size continues to shrink, a number of factors limit the ability of analog circuit performance to scale with the process. These issues include smaller transistor intrinsic gains and lower supply voltages. However, scaling continues to increase the speed and decrease the power of digital circuits. In this...
    Resource Type:
    Masters Thesis
    Full Text:
    Reserved Time-Based Analog Signal Processing by Brian George Drost A THESIS submitted to Oregon

  • Time-based noise-shaping techniques for time-to-digital and analog-to-digital converters

    Creator:
    Young, Brian LeRoy
    Abstract:
    In this dissertation, time-based signal processing techniques and their applications in oversampling and noise-shaping data converters are examined. These techniques demonstrate the ability to shift the burden of high performance analog circuits from the compressed voltage-domain to the augmented time-domain. First, the potential of high order noise-shaping and phase-domain feedback...
    Resource Type:
    Dissertation
    Full Text:
    to any reader upon request. Brian LeRoy Young, Author ACKNOWLEDGMENTS For what shall it profit a

  • Simulation, measurement, and suppression of digital noise in mixed-signal integrated circuits

    Creator:
    Owens, Brian E.
    Abstract:
    Strategies for simulation and measurement of substrate noise have been analyzed using various digital and analog circuits fabricated in the TSMC 0.35um heavily doped CMOS process. The measurements validate a substrate noise coupling macromodel that has been used to obtain the simulation results. The simulations and measurements also substantiate the...
    Resource Type:
    Masters Thesis