Sorting is typically a compute intensive operation used in many
areas of industry. With improved technology, both in the VLSI and CAE
areas, we can afford to develop hardware based database computers to
move the work load off the main computer. In this thesis the
architecture of a VLSI parallel...
The brain has long attracted the interest of researchers. Some tasks, such as pattern
recognition and optimization, have proven to be exceptionally difficult for conventional
computing systems to perform, but are executed by the brain almost effortlessly. Due to
the large number of neurons and interconnections, it has proven impossible...
This thesis describes the design of a single-chip
logic analyzer. The utility of such a chip in measuring
and recording digital system parameters is illustrated.
Possibilities for future applications of this chip in
performance monitoring of computer systems are discussed.
This thesis is concerned with the development of a unique
parallel sort-merge system suitable for implementation in VLSI.
Two new sorting subsystems, a high performance VLSI sorter and a
four-way merger, were also realized during the development
process. In addition, the analysis of several existing parallel sorting
architectures and algorithms...
This thesis discusses an approach whereby
Microsoft's MS OS/2 is provided with a means of running
the Department of Defense's Transmission Control
Protocol/Internet Protocol (TCP/IP).
This is done by developing a Packet Protocol Device
Driver. This device driver complies with the Packet
Driver Specification from FTP Software Inc. and with...