Search Constraints

Start Over
Filtering by: Creator Lee, Jae Yeon Remove constraint Creator: Lee, Jae Yeon Committee Member Temes, Gabor Remove constraint Committee Member: Temes, Gabor

Search Results

  • Design techniques for clocking high performance signaling systems

    Creator:
    Hanumolu, Pavan Kumar
    Abstract:
    Scaling of CMOS technology has progressed relentlessly for the past several decades. In order for this unprecedented scaling to benefit the performance of large digital systems, the communication bandwidth between integrated circuits (ICs) must scale accordingly. However, interconnect technology does not scale as aggressively, making communication between chips the major...
    Resource Type:
    Dissertation
    Full Text:
    academia. Professor Gu-Yeon Wei of Harvard University unselfishly agreed to be my co- advisor despite

  • Low-power design techniques for low-voltage analog-to-digital converters

    Creator:
    Kim, Min Gyu
    Abstract:
    The demand for portable electronic systems and the continued down-scaling of device dimensions resulted in rapid improvement in the performance of integrated systems. Several low-voltage design techniques have been proposed to operate analog circuits with sub-1V supply. However, these techniques require higher power consumption to achieve large dynamic range while...
    Resource Type:
    Dissertation
    Full Text:
    graduate committee. I appreciate the help of Sang-Hyeon Lee, Eunjung Namkung at Samsung Electronics

  • Ring Amplifier Design Techniques for High-Precision and High-Speed Amplification

    Creator:
    Leuenberger, Spencer
    Abstract:
    Demands of today's integrated society dependent on communication systems have driven the creation of ever more efficient analog-to-digital converters. For the same reasons, digital circuitry has rapidly expanded to serve all the different systems and needs of consumers. The trend of technology development has been to make these digital circuits...
    Resource Type:
    Dissertation

  • Design techniques for PVT tolerant phase-locked loops

    Creator:
    Wu, Ting
    Abstract:
    The continued scaling of deep-submicron CMOS technology enables low-voltage high-frequency phase-locked loops (PLLs) to be fully integrated in complex mixed-signal systems. However, fluctuations due to the manufacturing process and variations in environmental conditions, such as supply voltage and temperature, are also significantly increased. As a result, the performance of PLLs...
    Resource Type:
    Dissertation
    Full Text:
    friendship of Dr. Merrick Brownlee, Dr. Volodymyr Kratyuk, Dr. Min-Gyu Kim, Dr. Youn-Jae Kook, Dr. Gil-Cho

  • Design techniques for low-voltage and low-power analog-to-digital converters

    Creator:
    Ahn, Gil Cho
    Abstract:
    With the ever-increasing demand for portable devices used in applications such as wireless communication, mobile computing, consumer electronics, etc., the scaling of the CMOS process to deep submicron dimensions becomes more important to achieve low-cost, low-power and high-performance digital systems. However, this downscaling also requires similar shrinking of the supply...
    Resource Type:
    Dissertation
    Full Text:
    Myers, Kerem Ok, Kye-Hyung Lee, Youn- jae Kook, Kiseok Yoo, Zhenyong Zhang, Ting Wu, Josh Carnes, Peter

  • Inductors in high-performance silicon radio frequency integrated circuits : analysis, modeling, and design considerations

    Creator:
    Lutz, Richard D., Jr
    Abstract:
    Spiral inductors are a key component of mixed-signal and analog integrated circuits (IC's). Such circuits are often fabricated using silicon-based technology, owing to the inherent low-cost and high volume production aspects. However, semiconducting substrate materials such as silicon can have adverse effects on spiral inductor performance due to the lossy...
    Resource Type:
    Dissertation
    Full Text:
    -Young Lim and Yeon-Chang Hahm for their encouragement, useful discus- sions, manuscript review, and