This thesis is concerned with the design of an external
multiplication package which can be utilized as an I/O device
with a PDP-8/L computer. The multiplier and multiplicand are
assumed to be 12 bit integers. The 24 bit product can be
transferred back to the accumulator of computer 12 bits...