A complete procedure of minimizing input logic in designing
both completely and incompletely specified synchronous, finite state
sequential networks is presented in detail. This procedure consists
of three important steps: 1) state simplification, 2) state assignment
and 3) input logic realization. Two new ideas are presented
in the procedure of...