Search Constraints

Start Over
Filtering by: Creator Nguyen, Dzung H. Remove constraint Creator: Nguyen, Dzung H. Subject Analog-to-digital converters Remove constraint Subject: Analog-to-digital converters

Search Results

  • Compensation method of the excess loop delay in continuous-time delta-sigma ADCs based on model matching approach

    Creator:
    Guo, Jia
    Abstract:
    Continues-Time (CT) Delta-Sigma (ΔΣ) Analog-to-Digital Converters (ADCs) have one important constrain, namely the excess loop delay. Most previous excess lop delay compensation methods need to know the exact value of the excess loop delay in advance. However, the value of the excess loop delay is a uniformly distribution random variable....
    Resource Type:
    Masters Thesis
    Full Text:
    u goes through the first summation, then the output from loop filter H(z) will enter the quantizer

  • High efficiency wideband low-power delta-sigma modulators

    Creator:
    Lee, Sang Hyeon
    Abstract:
    Delta-sigma analog-to-digital converters traditionally have been used for low speed, high resolution applications such as measurements, sensors, voice and audio systems. Through continued device scaling in CMOS technology and architectural and circuit level design innovations, they have even become popular for wideband, high dynamic range applications such as wired and...
    Resource Type:
    Dissertation
    Full Text:
    Nguyen, Professor Raviv Raich, and Professor William Warnes for their guidance and serving on my

  • Error canceling low voltage SAR-ADC

    Creator:
    Wen, Jianping
    Abstract:
    The design of a switched capacitor successive approximation A/D converter is discussed in this thesis. This design adopts a novel capacitance mismatch error cancellation algorithm proposed in references [25, 27]. Detailed charge domain analysis is given in this thesis, which results in an improvement of the proposed algorithm by tracing...
    Resource Type:
    Masters Thesis
    Full Text:
    (c) Ci1 CID EH( H( )H- +Vri V1 +V, '' c1 C52 IC,p Cr2,, ± C Switch setting 2 (b) C51,, Crip

  • A fully digital technique for the estimation and correction of the DAC error in multi-bit delta sigma ADCs

    Creator:
    Wang, Xuesheng
    Abstract:
    This thesis proposes a novel fully digital technique for the estimation and correction of the DAC error in multi-bit delta sigma ADCs. The structure of the DAC error is indicated through a simple model for unit-element based DACs. The impact of the DAC error on the performance of ADC is...
    Resource Type:
    Dissertation
    Full Text:
    needs to be sampled by a sample-and-hold (S/H) circuit. According to the sampling theorem[ 17], as long

  • Low power high resolution data converter in digital CMOS technology

    Creator:
    Zheng, Zhiliang
    Abstract:
    The advance of digital IC technology has been very fast, as shown by rapid development of DSP, digital communication and digital VLSI. Within electronic signal processing, analog-to-digital conversion is a key function, which converts the analog signal into digital form for further processing. Recently, low-voltage and low-power have become also...
    Resource Type:
    Masters Thesis
    Full Text:
    . 2.1.1. Cyclic (Algorithmic) A/D Converter sample/hold V(k) b(k)Vin 0-0 S/H Shift register Out

  • Design techniques for delta sigma modulators using VCO based ADCs

    Creator:
    Reddy, Karthikeyan
    Abstract:
    VCO-based ADCs have recently emerged as attractive alternative to conventional DeltaSigma (ΔΣ) modulator architectures. Few salient features of a VCObased ADC are: 1) the quantization noise is 1st order noise shaped, 2) it is an open loop architecture, and, 3) its implementation is mostly digital in nature. Hence, they are...
    Resource Type:
    Dissertation
    Full Text:
    IN R IN C I C I V C O Q H M (z ) V P V N H M (z ) V IN N z -1 /4 z -1 /4 D 1 z -1 /4 D

  • Digital implementation of a mismatch-shaping successive-approximation ADC

    Creator:
    Coe, Matthew T.
    Abstract:
    Utilizing a two-capacitor topology, the digital implementation of an audio-band successive-approximation analog-to-digital converter (ADC) is explored in the context of mismatch-shaping where the mismatch estimates are accurate to the first order. A second-order Δ∑ loop was found to be effective in system simulations given a 0.1% capacitor mismatch. Spectral analysis...
    Resource Type:
    Masters Thesis
    Full Text:
    /C noise on sampling and integrating capacitors, which allows the use of smaller capacitors. HS/H

  • Wideband and high accuracy delta sigma modulation data converter

    Creator:
    Jung, Youngho
    Abstract:
    Nowadays, needs for wideband and high accuracy analog-to-digital converter are increasing rapidly in manifold applications such as wireless communication, digital video and other consumer electronics. Besides, low power consumption is required to have longer battery life in portable systems. CMOS technology scaling and innovative modulator topology make the implementation much...
    Resource Type:
    Dissertation
    Full Text:
    Thinh Nguyen, and Professor Adam Schultz. They offered their valuable time and advice for my Ph.D