Search Constraints

Start Over
Filtering by: Alternative title ssim Allocation simulation Remove constraint Alternative title ssim: Allocation simulation Subject Parallel processing (Electronic computers) Remove constraint Subject: Parallel processing (Electronic computers)

Search Results

  • Program allocation for hypercube based dataflow systems

    Creator:
    Freytag, Vincent R.
    Abstract:
    The dataflow model of computation differs from the traditional control-flow model of computation in that it does not utilize a program counter to sequence instructions in a program. Instead, the execution of instructions is based solely on the availability of their operands. Thus, an instruction is executed in a dataflow...
    Resource Type:
    Masters Thesis
    Full Text:
    the proposed allocation scheme is then analyzed through simulation results. Finally, we provide a

  • Allocation of SISAL program graphs to processors using BLAS

    Creator:
    Raisinghani, Manoj H.
    Abstract:
    There are a number of well known techniques for extracting parallelism from a given program. They range from hardware implementations, building restructuring compilers or reorganizing of programs so as to specify all the available parallelism. The success rate of any of the known techniques is rather poor over all types...
    Resource Type:
    Masters Thesis
    Full Text:
    Allocation of SISAL program graphs to processors using

  • Cluster partitioning approaches to parallel Monte Carlo simulation on multiprocessors

    Creator:
    Ranawake, Udaya A.
    Abstract:
    We consider the parallelization of Monte Carlo algorithms for analyzing numerical models of charge transport used in semiconductor device physics. Parallel algorithms for the standard k-space Monte Carlo simulation of a three band model of bulk GaAs on hypercube multicomputers are first presented. This Monte Carlo model includes scattering due...
    Resource Type:
    Dissertation
    Full Text:
    simulation on multiprocessors AN ABSTRACT OF THE THESIS OF Udaya A. Ranawake for the degree of Doctor of

  • Simulation studies of routing algorithms for multicomputer systems

    Creator:
    Choi, Jangmin
    Abstract:
    Efficient routing of messages is critical to the performance of multicomputers. Many adaptive routing algorithms have been proposed to improve the network efficiency; however, they can make only short-sighted decisions to choose a channel for message routing because of limited information about network condition. The short-sighted decisions may cause unnecessary...
    Resource Type:
    Masters Thesis
    Full Text:
    Simulation studies of routing algorithms for multicomputer

  • Evaluation of scheduling heuristics for non-identical parallel processors

    Creator:
    Kuo, Chun-Ho
    Abstract:
    An evaluation of scheduling heuristics for non-identical parallel processors was performed. There has been limited research that has focused on scheduling of parallel processors. This research generalizes the results from prior work in this area and examines complex scheduling rules in terms of flow time, tardiness, and proportion of tardy...
    Resource Type:
    Masters Thesis
    Full Text:
    developed. These heuristics combine job allocation and job sequencing functions. A number of system

  • Task partitioning and scheduling on arbitrary parallel processing systems

    Creator:
    El-Rewini, Hesham
    Abstract:
    Parallel programming is the major stumbling block preventing the parallel processing industry from quickly satisfying the demand for parallel computer software. This research is aimed at solving some of the problems of software development for parallel computers. ELGDF is a graphical language for designing parallel programs. The goal of ELGDF...
    Resource Type:
    Dissertation
    Full Text:
    chart that indicates the allocation and the order of the tasks in the post-unrolled loop on the

  • Static task scheduling and grain packing in parallel processing systems

    Creator:
    Kruatrachue, Boontee
    Abstract:
    We extend previous results for optimally scheduling concurrent program modules, called tasks, on a fixed, finite number of parallel processors in two fundamental ways: (1) we introduce a new heuristic which considers the time delay imposed by message transmission among concurrently running tasks; and (2) we introduce a second heuristic...
    Resource Type:
    Dissertation
    Full Text:
    . Simulation results are given which suggest an order of magnitude improvement in program execution speed

  • Preliminary design of the RTAF command and control two-level parallel computing system

    Creator:
    Meesajjee, Chulit
    Abstract:
    This paper investigates the benefit of various parallel processing architectures for a Command and Control system for the Royal Thai Air Force. Parallel processing has been shown to be useful for air defense and air traffic control applications. Its advantages are examined within the constraint imposed by the available resources...
    Resource Type:
    Dissertation
    Full Text:
    and allocation. 121 Simulation example (P = 1), M = 4). 127 Simulation example (P = 2, M = 4). 128

  • Multithreaded virtual processor on DSM

    Creator:
    An, Ho Seok
    Abstract:
    Modern superscalar processors exploit instruction-level parallelism (ILP) by issuing multiple instructions in a single cycle because of increasing demand for higher performance in computing. However, stalls due to cache misses severely degrade the performance by disturbing the exploitation of ILP. Multiprocessors also greatly exacerbate the memory latency problem. In SMPs,...
    Resource Type:
    Masters Thesis
    Full Text:
    Distributed Shared Memory and to show preliminary simulation results. © Copyright by Ho Seok An

  • Architectural support for multithreading on a 4-way multiprocessor

    Creator:
    Kim, Gwang-Myung
    Abstract:
    The microprocessors will have more than a billion logic transistors on a single chip in the near future. Several alternatives have been suggested for obtaining highest performance with billion-transistor chips. To achieve the highest performance possible, an on-chip multiprocessor will become one promising alternative to the current superscalar microprocessor. It...
    Resource Type:
    Masters Thesis
    Full Text:
    multiple threads across the multiple processors simultaneously. Performance simulation results shows the