Search Constraints

Start Over
Filtering by: Creator Chandrasekhar, Vinay Remove constraint Creator: Chandrasekhar, Vinay

Search Results

  • Analysis and design of CMOS RF LNAs with ESD protection

    Creator:
    Chandrasekhar, Vinay
    Abstract:
    An analysis that accounts for the effect of standard electrostatic discharge (ESD) structures on critical LNA specifications of noise figure, input matching and gain is presented. It is shown that the ESD structures degrade LNA performance particularly for higher frequency applications. Two LNAs, one with ESD protection and one without,...
    Resource Type:
    Masters Thesis
    Full Text:
    AN ABSTRACT OF THE THESIS OF Vinay Chandrasekhar for the degree

  • A substrate noise coupling model for lightly doped CMOS processes

    Creator:
    Sadate, Aline C.
    Abstract:
    This thesis presents a design-oriented model for lightly doped CMOS substrates. The model predicts the substrate noise coupling between noisy digital and sensitive analog blocks in the early stages of the design. The model scales with the size and separation of these blocks and it is validated with device simulations...
    Resource Type:
    Masters Thesis
    Full Text:
    measure- ments, Vinay Chandrasekhar and Nathen Barton for the rides at odd hours of the night. I

  • Layout dependent and bias independent scalable substrate model for RF MOSFETs

    Creator:
    Suravarapu, Ravikanth
    Abstract:
    The dependence of the substrate resistance, R[subscript sub], for MOS transistor RF modeling on transistor biasing and layout is studied from device simulations and measurements. Though R[subscript sub] is found to be bias dependent, the error incurred by assuming a constant value equal to the DC resistance is not significant....
    Resource Type:
    Masters Thesis
    Full Text:
    measurements on the low noise amplifier. I would like to thank my friends Madhu Chennam, Vinay Chandrasekhar

  • Design of sample and holds using CCDs in a standard CMOS process

    Creator:
    Ghatak, Kalyan Brata
    Abstract:
    The parasitic components of MOS switches at high speeds affect the linearity and resolution of CMOS sample and hold circuits. CCD-based circuit design can offer good performance at high speeds. This thesis presents the design of sample and hold circuits using charge-coupled device structures in a standard CMOS process. Three...
    Resource Type:
    Masters Thesis
    Full Text:
    , Prashanth Drakshapalli, Kannan Soundarapandian, Sachin Ranganathan and oth- ers. I also thank Vinay

  • An efficient modeling approach for substrate noise coupling analysis with multiple contacts in heavily doped CMOS processes

    Creator:
    Özis, Hatice Dicle
    Abstract:
    A computationally efficient and accurate substrate noise coupling model for multiple contacts in heavily doped CMOS processes is presented and validated with simulations and experimental data. The model is based on Z parameters that are scalable with contact separation and size. This results in fast extraction of substrate resistances for...
    Resource Type:
    Masters Thesis
    Full Text:
    , Yutao Hu, Yuxian On, Kalyan Ghatak, Madhu Chennam, Vinay Chandrasekhar, Xena Cummings, Edgard Yemelong

  • Prediction of phase noise and jitter in ring oscillators

    Creator:
    Barton, Nathen
    Abstract:
    This thesis presents distinctly different methods of accurately predicting phase noise and absolute jitter in ring oscillators. The phase noise prediction methods are the commercially available SpectreRF and isf_tool, a simulator developed in this work from the Hajimiri and Lee theory of phase noise. Absolute jitter due to deterministic supply...
    Resource Type:
    Masters Thesis
    Full Text:
    perform my measurements weekend after weekend, and to Nilakantan Seshan, Vinay Chandrasekhar and most of

  • Design of a 1.8-V 14-bit [delta] - [sigma] A/D converter with 8X oversampling and 4 MHz Nyquist output rate

    Creator:
    Jiang, Ruoxin
    Abstract:
    In this dissertation, a new Δ∑ A/D converter is presented that is ideally suited for communication applications. It is based on a single-loop single-stage structure, which can realize a high maximum out-of-band quantization noise gain while maintaining stable operation and thus achieve 14-bit resolution at 8 times oversampling. A fifth-order...
    Resource Type:
    Dissertation
    Full Text:
    thank Aline Sadate, Vinay Chandrasekhar, Madhusudhan Chennam, Yemelong Constand, Taras Dudar, Yutao Hu