Current multi-gigahertz ADC performance is
limited by the sampling clock timing jitter. This paper describes
the effects of clock transition time on the spurious-free dynamic
range (SFDR) of a CMOS T/H circuit. A signal-dependent
nonlinearity model is first introduced that provides insight on the
effect of finite clock transition time,...