Improving GPGPU NoC Performance with Memory Controller Placement Awareness Public Deposited

http://ir.library.oregonstate.edu/concern/graduate_projects/pz50h084r

Descriptions

Attribute NameValues
Creator
Abstract or Summary
  • General-purpose Graphics Processing Units (GPGPUs) have become a critical component in high-performance computing (HPC) systems in executing modern computational workloads. The high thread level parallelism (TLP) and programmable shader cores allow thousands of threads to execute in Parallel. The fast-scaling of GPGPUs have increased the demand for performance optimizations on Network-On-Chip (NoC) designs. Previous works have exploited NoC designs in the Chip Multiprocessor (CMP) environments but not much in GPGPU systems. Unlike CMPs, traffic is highly asymmetric in GPGPUs because of the many cores but very few memory controllers (MCs). The asymmetric traffic impacts the resource utilization and performance of NoCs. This work aims at analyzing the maximum channel load associated with different MC placements and VC partitioning in interconnection networks of GPGPUs. We also utilize the recently introduced concept of VC monopolization and propose new ways to reduce link contention and improve performance. Evaluation results from cycle-accurate simulation and representative workloads show that the proposed scheme increases application performance (IPC) by 14%, on average, and reduces interconnection network packet latency by 21%.
Resource Type
Date Available
Date Copyright
Date Issued
Advisor
Committee Member
Keyword
Rights Statement
Language
Replaces
Additional Information
  • description.provenance : Submitted by Lakshman Madhav Kollipara (kollipal@oregonstate.edu) on 2016-12-12T20:33:30Z No. of bitstreams: 1 KolliparaLakshman2016.pdf: 2014806 bytes, checksum: 9f041b19353dd729e750354e6e1c9f96 (MD5)
  • description.provenance : Made available in DSpace on 2016-12-12T21:34:32Z (GMT). No. of bitstreams: 1 KolliparaLakshman2016.pdf: 2014806 bytes, checksum: 9f041b19353dd729e750354e6e1c9f96 (MD5)
  • description.provenance : Approved for entry into archive by Steven Van Tuyl(steve.vantuyl@oregonstate.edu) on 2016-12-12T21:34:32Z (GMT) No. of bitstreams: 1 KolliparaLakshman2016.pdf: 2014806 bytes, checksum: 9f041b19353dd729e750354e6e1c9f96 (MD5)

Relationships

In Administrative Set:
Last modified: 10/05/2017

Downloadable Content

Download PDF
Citations:

EndNote | Zotero | Mendeley

Items