Design and evaluation of on-line arithmetic modules and networks for signal processing applications on FPGAs Public Deposited

http://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/0z709006v

Descriptions

Attribute NameValues
Creator
Abstract or Summary
  • Several papers propose the use of on-line arithmetic for signal processing applications implemented on FPGAs. Although those papers provide reasonable arguments for the use of on-line arithmetic, they give only inadequate or incomplete comparisons of the proposed on-line designs to other state of the art solutions on FPGAs. In this thesis, the design, implementation and evaluation of on-line modules and networks for DSP applications, using FPGAS as the target technology, are shown. The presented designs of the modules are highly optimized for the target hardware, which allows a significant increase in efficiency compared to standard on-line designs. The design process for the networks of on-line modules is described in detail, and a methodology to analyze the dataflow and timing is presented. A comparison of on-line signal processing solutions with other approaches. that are available as IP building blocks or components, is given. It is shown that on-line designs are better in terms of latency but that they can not compete in terms of throughput and area for basic applications like FIR filters. However, it is also shown that on-line designs are able to overtake other approaches as the applications become more sophisticated. e.g. when data dependencies exist, or when non constant multiplicands restrict the use of other approaches, such as serial distributed arithmetic. For these applications, online arithmetic shows, compared to other designs, a lower latency and a significant area reduction, while maintaining a high throughput. Several properties of algorithms for which on-line arithmetic is advantageous are identified in this thesis. With this information, it is possible to determine if an on-line solution for an application should be considered. The conclusions are based on experimental data collected using CAD tools for the Xilinx XC4000 family of chips. All the designs are synthesized for the same type of devices for comparison, avoiding rough estimates of the system performance. This generates a more reliable comparison allowing designers to decide between on-line or conventional approaches for their DSP designs.
Resource Type
Date Available
Date Copyright
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Academic Affiliation
Non-Academic Affiliation
Subject
Rights Statement
Peer Reviewed
Language
Digitization Specifications
  • File scanned at 300 ppi (Monochrome, 8-bit Grayscale) using ScandAll PRO 1.8.1 on a Fi-6670 in PDF format. CVista PdfCompressor 4.0 was used for pdf compression and textual OCR.
Replaces
Additional Information
  • description.provenance : Approved for entry into archive by Patricia Black(patricia.black@oregonstate.edu) on 2012-07-12T19:45:46Z (GMT) No. of bitstreams: 1 GalliReto2002.pdf: 4703911 bytes, checksum: 1e4fd4f22e1249a6ada67617e142bffa (MD5)
  • description.provenance : Approved for entry into archive by Patricia Black(patricia.black@oregonstate.edu) on 2012-07-12T19:50:16Z (GMT) No. of bitstreams: 1 GalliReto2002.pdf: 4703911 bytes, checksum: 1e4fd4f22e1249a6ada67617e142bffa (MD5)
  • description.provenance : Made available in DSpace on 2012-07-12T19:50:16Z (GMT). No. of bitstreams: 1 GalliReto2002.pdf: 4703911 bytes, checksum: 1e4fd4f22e1249a6ada67617e142bffa (MD5) Previous issue date: 2001-06-07
  • description.provenance : Submitted by Kaylee Patterson (kdpscanner@gmail.com) on 2012-06-26T21:50:17Z No. of bitstreams: 1 GalliReto2002.pdf: 4703911 bytes, checksum: 1e4fd4f22e1249a6ada67617e142bffa (MD5)

Relationships

In Administrative Set:
Last modified: 08/09/2017

Downloadable Content

Download PDF
Citations:

EndNote | Zotero | Mendeley

Items