Design techniques for clocking high performance signaling systems Public Deposited

http://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/1v53k219r

Descriptions

Attribute NameValues
Creator
Abstract or Summary
  • Scaling of CMOS technology has progressed relentlessly for the past several decades. In order for this unprecedented scaling to benefit the performance of large digital systems, the communication bandwidth between integrated circuits (ICs) must scale accordingly. However, interconnect technology does not scale as aggressively, making communication between chips the major bottleneck in overall system performance. In addition, supply voltage scaling, increasing device leakage, and increased noise make existing signaling circuits inefficient and difficult to scale. In this thesis, both analog and digital enhancement techniques to mitigate scaling related issues and improve the performance of building blocks used in high- speed signaling systems are discussed. A digital-to-phase converter (DPC) with a resolution better than 100 femto-second resolution, a hybrid analog/digital clock and data recovery (CDR) architecture that improves the tracking range of tra- ditional CDRs by an order of magnitude, and a digital CDR architecture that obviates the need for the charge pump and the large area occupying loop filter, while achieving error-free operation are presented. Measured results obtained from the prototype chips are presented to illustrate the proposed design techniques.
Resource Type
Date Available
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Advisor
Committee Member
Non-Academic Affiliation
Keyword
Subject
Rights Statement
Language
File Format
File Extent
  • 2134257 bytes
Replaces
Additional Information
  • description.provenance : Made available in DSpace on 2006-11-28T23:46:15Z (GMT). No. of bitstreams: 1 20061016 pavan dissertation.pdf: 2134257 bytes, checksum: aa58b03bd0902665fb46b36b0bc73156 (MD5)
  • description.provenance : Approved for entry into archive by Michael Boock(michael.boock@oregonstate.edu) on 2006-11-28T23:44:40Z (GMT) No. of bitstreams: 1 20061016 pavan dissertation.pdf: 2134257 bytes, checksum: aa58b03bd0902665fb46b36b0bc73156 (MD5)
  • description.provenance : Submitted by Michael Boock (michael.boock@oregonstate.edu) on 2006-11-28T23:43:38Z No. of bitstreams: 1 20061016 pavan dissertation.pdf: 2134257 bytes, checksum: aa58b03bd0902665fb46b36b0bc73156 (MD5)

Relationships

In Administrative Set:
Last modified: 10/19/2017

Downloadable Content

Download PDF
Citations:

EndNote | Zotero | Mendeley

Items