A digital multiplying delay locked loop for high frequency clock generation Public Deposited

http://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/2f75rb46v

Descriptions

Attribute NameValues
Creator
Abstract or Summary
  • As Moore’s Law continues to give rise to ever shrinking channel lengths, circuits are becoming more digital and ever increasingly faster. Generating high frequency clocks in such scaled processes is becoming a tough challenge. Digital phase locked loops (DPLLs) are being explored as an alternative to conventional analog PLLs but suffer from issues such as low bandwidth and higher quantization noise. A digital multiplying delay locked loop (DMDLL) is proposed which aims at leveraging the benefit of high bandwidth of DLL while at the same time achieving the frequency multiplication property of PLL. It also offers the benefits of easier portability across process and occupies lesser area. The proposed DMDLL uses a simple flip-flop as 1-bit TDC (Time Digital Converter) for Phase Detector (PD). A digital accumulator acts as integrator for loop filter while a Δ-Σ DAC in combination with a VCO acts like a DCO. A carefully designed select logic in conjunction with a MUX achieves frequency multiplication. The proposed digital MDLL is taped out in 130nm process and tested to obtain 1.4GHz output frequency with 1.6ps RMS jitter, 17ps peak-to-peak jitter and -50dbC/Hz reference spurs.
Resource Type
Date Available
Date Copyright
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Committee Member
Academic Affiliation
Non-Academic Affiliation
Keyword
Subject
Rights Statement
Peer Reviewed
Language
Replaces
Additional Information
  • description.provenance : Made available in DSpace on 2011-11-22T22:22:33Z (GMT). No. of bitstreams: 1 UttarwarTusharP2011.pdf: 1677441 bytes, checksum: d077a9128349cd0cec384d3da6bb229a (MD5) Previous issue date: 2011-11-21
  • description.provenance : Approved for entry into archive by Julie Kurtz(julie.kurtz@oregonstate.edu) on 2011-11-22T18:43:36Z (GMT) No. of bitstreams: 1 UttarwarTusharP2011.pdf: 1677441 bytes, checksum: d077a9128349cd0cec384d3da6bb229a (MD5)
  • description.provenance : Submitted by Tushar Uttarwar (uttarwat@onid.orst.edu) on 2011-11-22T01:23:30Z No. of bitstreams: 1 UttarwarTusharP2011.pdf: 1677441 bytes, checksum: d077a9128349cd0cec384d3da6bb229a (MD5)
  • description.provenance : Approved for entry into archive by Laura Wilson(laura.wilson@oregonstate.edu) on 2011-11-22T22:22:33Z (GMT) No. of bitstreams: 1 UttarwarTusharP2011.pdf: 1677441 bytes, checksum: d077a9128349cd0cec384d3da6bb229a (MD5)

Relationships

In Administrative Set:
Last modified: 08/08/2017

Downloadable Content

Download PDF
Citations:

EndNote | Zotero | Mendeley

Items