High-linearity switched-capacitor circuits in digital CMOS technologies Public Deposited

http://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/37720f95t

Descriptions

Attribute NameValues
Creator
Abstract or Summary
  • In this thesis, novel design techniques have been proposed for implementing high-linearity SC circuits in a standard digital CMOS process. They use nonlinear MOSFET capacitors instead of linear double-poly capacitors. To reduce their nonlinearities, a bias voltage is applied to keep MOSFET capacitors in their accumulation regions. For further reduction of distortion, two capacitors can be connected in series or in parallel so that a first-order cancellation of the nonlinearity can be achieved. Experimental results demonstrated that the among these techniques series compensation is the most effective for reducing the nonlinearity of MOSFET capacitors. A novel predictive SC amplifier has been proposed for its insensitivity to op-amp imperfections. Experimental results show that the S/THD of the predictive SC amplifier was 10 dB larger than that of the non-predictive one. It was also shown that a predictive circuit was effective for reducing the nonlinearity caused by the op-amp and/or the MOSFET capacitors. It has been demonstrated that a two-stage op-amp with a large output swing can be fabricated in a standard digital CMOS process. The frequency compensation was accomplished using a source follower and a MOSFET capacitor. An SC amplifier using this two-stage op-amp and double-poly capacitors was fabricated, and it exhibited a large linear output range. A MOSFET-only digitally controlled gain/loss circuit was designed and fabricated in a 1.2μ CMOS process. It demonstrated that the series compensation is effective not only for a large output swing in an amplifier, but also for a large input swing in an attenuator. A pipeline D/A converter utilizing MOSFET capacitors was designed as another application of charge processing technique. It consisted of three parts: a V-Q conversion stage, a charge transfer stage, and a Q-V converter. A new switch configuration which enables the series compensation to have a large bias voltage has also been proposed. It was shown that it works well, and it will be helpful for low-voltage operation, too.
Resource Type
Date Available
Date Copyright
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Committee Member
Academic Affiliation
Non-Academic Affiliation
Subject
Rights Statement
Peer Reviewed
Language
Digitization Specifications
  • File scanned at 300 ppi (Monochrome, 8-bit Grayscale) using ScandAll PRO 1.8.1 on a Fi-6670 in PDF format. CVista PdfCompressor 4.0 was used for pdf compression and textual OCR.
Replaces
Additional Information
  • description.provenance : Submitted by John Valentino (valentjo@onid.orst.edu) on 2012-09-18T00:52:23Z No. of bitstreams: 1 YoshizawaHirokazu1998.pdf: 10128022 bytes, checksum: b690799fc34b4ec26792c38910bbbf59 (MD5)
  • description.provenance : Made available in DSpace on 2012-09-18T19:19:01Z (GMT). No. of bitstreams: 1 YoshizawaHirokazu1998.pdf: 10128022 bytes, checksum: b690799fc34b4ec26792c38910bbbf59 (MD5) Previous issue date: 1997-05-15
  • description.provenance : Approved for entry into archive by Patricia Black(patricia.black@oregonstate.edu) on 2012-09-18T19:16:13Z (GMT) No. of bitstreams: 1 YoshizawaHirokazu1998.pdf: 10128022 bytes, checksum: b690799fc34b4ec26792c38910bbbf59 (MD5)
  • description.provenance : Approved for entry into archive by Patricia Black(patricia.black@oregonstate.edu) on 2012-09-18T19:19:01Z (GMT) No. of bitstreams: 1 YoshizawaHirokazu1998.pdf: 10128022 bytes, checksum: b690799fc34b4ec26792c38910bbbf59 (MD5)

Relationships

In Administrative Set:
Last modified: 08/03/2017

Downloadable Content

Download PDF
Citations:

EndNote | Zotero | Mendeley

Items