Graduate Thesis Or Dissertation

 

Porting GCC to X32V architecture Public Deposited

Downloadable Content

Download PDF
https://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/3f462978b

Descriptions

Attribute NameValues
Creator
Abstract
  • This thesis work evaluates the need for a re-configurable cross compiler for the X32V processor architecture and discusses the process of developing a cross compiler for X32V. X32V is a new processor intended at the embedded applications domain whose instruction set is designed based on the widely used MIPS processor. A Cross compiler for X32V was required for performing statistical analysis of the Instruction set and facilitates further profiling and recommendations for the architecture. GCC was chosen as the base compiler as it is a stable and reliable compilers with front-end support for multiple languages and back-end support for most of the architectures, contemporary and older as well. Porting GCC to X32V involved identifying architecture similar to X32V and obtaining the port for the same. Further, relevant modifications are made to the GCC back-end including the machine descriptions, the calling conventions and macros. Porting process requires detailed understanding of the target architecture mainly its instruction set, register file and define the ABI (Application Binary Interface) for the target. ABI is the method used to pass arguments, register usage conventions and layout of stack frame allocation. The coding is done in RTL (Register-transfer-language), which is a lisp like language and has its own in-built expressions and constructs. Also the floating point operations are supported using off-the-shelf specific macro libraries. The concept of re-configurability was kept in mind while developing a working X32V cross compiler. New instructions when required can be added with ease by editing the machine descriptions. This compiler produces assembly code for X32V which is further assembled to produce binaries using a third party assembler. The binaries are run on a simulator designed for this purpose. Thus we have set up basic infrastructure (cross compiler, simulator, and assembler) which would help in continuing this computer architectural research to new heights.
Resource Type
Date Available
Date Copyright
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Committee Member
Academic Affiliation
Non-Academic Affiliation
Subject
Rights Statement
Language
Digitization Specifications
  • PDF derivative scanned at 300 ppi (256 Grayscale + 265 b+w), using Capture Perfect 3.0.82, on a Canon DR-9080C. CVista PdfCompressor 4.0 was used for pdf compression and textual OCR.
Replaces
Additional Information
  • description.provenance : Approved for entry into archive by Linda Kathman(linda.kathman@oregonstate.edu) on 2009-06-09T14:23:19Z (GMT) No. of bitstreams: 1 Venkatachalapathy_Savithri_H_2004.pdf: 863362 bytes, checksum: caf268a8d2e8675ab00f0e6236a3b8c8 (MD5)
  • description.provenance : Made available in DSpace on 2009-06-09T14:25:20Z (GMT). No. of bitstreams: 1 Venkatachalapathy_Savithri_H_2004.pdf: 863362 bytes, checksum: caf268a8d2e8675ab00f0e6236a3b8c8 (MD5)
  • description.provenance : Submitted by Anna Opoien (aoscanner@gmail.com) on 2009-06-08T19:08:01Z No. of bitstreams: 1 Venkatachalapathy_Savithri_H_2004.pdf: 863362 bytes, checksum: caf268a8d2e8675ab00f0e6236a3b8c8 (MD5)
  • description.provenance : Approved for entry into archive by Linda Kathman(linda.kathman@oregonstate.edu) on 2009-06-09T14:25:20Z (GMT) No. of bitstreams: 1 Venkatachalapathy_Savithri_H_2004.pdf: 863362 bytes, checksum: caf268a8d2e8675ab00f0e6236a3b8c8 (MD5)

Relationships

Parents:

This work has no parents.

Items