Graduate Thesis Or Dissertation

 

Characterization of a digital phase locked loop and a stochastic time to digital converter 公开 Deposited

可下载的内容

下载PDF文件
https://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/41687n42k

Descriptions

Attribute NameValues
Creator
Abstract
  • A digital phase locked loop (DPLL) and a statistical time-to-digital converter (STDC) were previously fabricated in a 0.35µm, 3.3V SOI CMOS process. This work summarizes these designs and characterizes the measured performance. Simulations supplement the measurements where applicable. The DPLL was found to reach a locked state under a limited range of input conditions. Evaluation of the DPLL's digitally controlled analog oscillator (DCAO) revealed that transistor mismatch resulted in a non-ideal tuning curve. Simulations and measurements of the DCAO phase noise showed good correlation. The STDC circuit was characterized for several test chips. Measurement results show good matching between the chips for the same input conditions. The ability to achieve higher resolution than standard time-to-digital converters is demonstrated through simulations and measurements.
Resource Type
Date Available
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Committee Member
Academic Affiliation
Non-Academic Affiliation
Subject
权利声明
Publisher
Peer Reviewed
Language
File Format
File Extent
  • 4933629 bytes
Replaces

关联

Parents:

This work has no parents.

属于 Collection:

单件