Majority logic circuits Public Deposited

http://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/5999n614t

Descriptions

Attribute NameValues
Creator
Abstract or Summary
  • This thesis considers the worst-case design of transistor circuits for the realization of Majority Logic. First the meaning of Majority Logic is discussed. The requirement of an odd number of inputs for the realization of Majority Logic is justified. The usefulness of Majority Logic in synthesizing a Boolean expression is shown with an example. Next, three separate circuits for the realization of Majority Logic are considered in detail. The three circuits are designated as: (1) Variable Threshold Transistor-Resistor Logic Circuit (VTTRL) (2) Variable Threshold Logic Circuit (VTL) (3) Transistor Tunnel-diode Resistor Logic Circuit (TTDRL). The three circuits are compared for their relative advantages and disadvantages.
Resource Type
Date Available
Date Copyright
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Academic Affiliation
Non-Academic Affiliation
Subject
Rights Statement
Peer Reviewed
Language
Digitization Specifications
  • File scanned at 300 ppi using ScandAll PRO 1.8.1 on a Fi-6770A in PDF format. CVista PdfCompressor 4.0 was used for pdf compression and textual OCR.
Replaces
Additional Information
  • description.provenance : Rejected by Katy Davis(kdscannerosu@gmail.com), reason: Replace on 2014-05-16T18:21:38Z (GMT)
  • description.provenance : Made available in DSpace on 2014-05-19T17:39:44Z (GMT). No. of bitstreams: 1 AnandSatishK1966.pdf: 980587 bytes, checksum: 3c20f8b977f68638f6d408dd20bb0e08 (MD5) Previous issue date: 1965-05-27
  • description.provenance : Approved for entry into archive by Patricia Black(patricia.black@oregonstate.edu) on 2014-05-13T17:00:12Z (GMT) No. of bitstreams: 1 AnandSatishK1966.pdf: 964335 bytes, checksum: 70db5581f7635da3eedfe4751d9ee930 (MD5)
  • description.provenance : Approved for entry into archive by Patricia Black(patricia.black@oregonstate.edu) on 2014-05-16T18:36:16Z (GMT) No. of bitstreams: 1 AnandSatishK1966.pdf: 980587 bytes, checksum: 3c20f8b977f68638f6d408dd20bb0e08 (MD5)
  • description.provenance : Approved for entry into archive by Katy Davis(kdscannerosu@gmail.com) on 2014-05-19T17:39:44Z (GMT) No. of bitstreams: 1 AnandSatishK1966.pdf: 980587 bytes, checksum: 3c20f8b977f68638f6d408dd20bb0e08 (MD5)
  • description.provenance : Submitted by Lauren Kaysen (lkscannerosu@gmail.com) on 2014-05-09T22:40:02Z No. of bitstreams: 1 AnandSatishK1966.pdf: 964335 bytes, checksum: 70db5581f7635da3eedfe4751d9ee930 (MD5)
  • description.provenance : Submitted by Lauren Kaysen (lkscannerosu@gmail.com) on 2014-05-16T18:28:56Z No. of bitstreams: 1 AnandSatishK1966.pdf: 980587 bytes, checksum: 3c20f8b977f68638f6d408dd20bb0e08 (MD5)

Relationships

Parents:

This work has no parents.

Last modified

Downloadable Content

Download PDF

Items