Graduate Thesis Or Dissertation
 

Majority logic circuits

Pubblico Deposited

Contenuto scaricabile

Scarica il pdf
https://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/5999n614t

Descriptions

Attribute NameValues
Creator
Abstract
  • This thesis considers the worst-case design of transistor circuits for the realization of Majority Logic. First the meaning of Majority Logic is discussed. The requirement of an odd number of inputs for the realization of Majority Logic is justified. The usefulness of Majority Logic in synthesizing a Boolean expression is shown with an example. Next, three separate circuits for the realization of Majority Logic are considered in detail. The three circuits are designated as: (1) Variable Threshold Transistor-Resistor Logic Circuit (VTTRL) (2) Variable Threshold Logic Circuit (VTL) (3) Transistor Tunnel-diode Resistor Logic Circuit (TTDRL). The three circuits are compared for their relative advantages and disadvantages.
Resource Type
Date Available
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Academic Affiliation
Non-Academic Affiliation
Subject
Dichiarazione dei diritti
Publisher
Peer Reviewed
Language
Digitization Specifications
  • File scanned at 300 ppi using ScandAll PRO 1.8.1 on a Fi-6770A in PDF format. CVista PdfCompressor 4.0 was used for pdf compression and textual OCR.
Replaces

Le relazioni

Parents:

This work has no parents.

In Collection:

Elementi

Thumbnail Titolo Data caricata Visibilità Azioni
file details AnandSatishK1966.pdf 2017-08-09 Pubblico Scaricare