Semi-digital PLL architecture for ultra low bandwidth applications Public Deposited

http://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/7m01bp88m

Descriptions

Attribute NameValues
Creator
Abstract or Summary
  • Phase Locked Loops(PLLs) are an integral part of almost every electronic system. Systems involving low frequency clocks often require PLLs with low bandwidth. The area occupied by the large loop filter capacitor and resistor in a low bandwidth PLL design makes the realization of traditional charge-pump PLL architecture impractical on a single die, mandating external components on the board. In order to maintain low loop bandwidth the designer is often forced to choose very low values of charge pump current which can lead to reliability issues. In this work, a semi-digital architecture for very low bandwidth monolithic PLLs is proposed. This architecture eliminates large components in traditional charge-pump PLL, thus allowing the realization of on-chip low bandwidth PLLs. A 2x2mm PLL is realized in 180nm CMOS with 75mHz bandwidth consuming 400μW power from 1.8V supply. The prototype PLL locks to an input clock of 1Hz and generates 20kHz output clock with a measured peak-to-peak jitter of 100ns.
Resource Type
Date Available
Date Copyright
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Committee Member
Academic Affiliation
Non-Academic Affiliation
Keyword
Subject
Rights Statement
Peer Reviewed
Language
Replaces
Additional Information
  • description.provenance : Approved for entry into archive by Laura Wilson(laura.wilson@oregonstate.edu) on 2013-03-22T21:19:16Z (GMT) No. of bitstreams: 1 GeorgeEdmondF2013.pdf: 6550998 bytes, checksum: 32aced9b907b80285cfe3968cf393908 (MD5)
  • description.provenance : Approved for entry into archive by Julie Kurtz(julie.kurtz@oregonstate.edu) on 2013-03-22T17:48:03Z (GMT) No. of bitstreams: 1 GeorgeEdmondF2013.pdf: 6550998 bytes, checksum: 32aced9b907b80285cfe3968cf393908 (MD5)
  • description.provenance : Made available in DSpace on 2013-03-22T21:19:16Z (GMT). No. of bitstreams: 1 GeorgeEdmondF2013.pdf: 6550998 bytes, checksum: 32aced9b907b80285cfe3968cf393908 (MD5) Previous issue date: 2013-03-07
  • description.provenance : Submitted by Edmond George (georgee@onid.orst.edu) on 2013-03-18T16:26:25Z No. of bitstreams: 1 GeorgeEdmondF2013.pdf: 6550998 bytes, checksum: 32aced9b907b80285cfe3968cf393908 (MD5)

Relationships

Parents:

This work has no parents.

Last modified

Downloadable Content

Download PDF

Items