Design of a low jitter digital PLL with low input frequency Public Deposited

http://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/8049g949n

Descriptions

Attribute NameValues
Creator
Abstract or Summary
  • Complex digital circuits such as microprocessors typically require support circuitry that has traditionally been realized using analog or mixed-signal macros. PLL circuits are used in many integrated applications such as frequency synthesizers and inter-chip communication interfaces. As process technologies advance and grow in complexity, the challenge of maintaining required analog elements and performance for use in circuits such as PLLs grows. Recently, digital PLL (DPLL) has emerged as an alternative to analog PLL to overcome many constraints such as low supply voltage, poor analog transistor behavior, larger area due to integrated capacitor and process variability. However, DPLLs have high deterministic jitter due to quantization noise of time-to-digital converter (TDC) and digitally-controlled oscillator (DCO) and struggle with random jitter of oscillator. In this thesis, hybrid analog/digital proportional/integral control is used to suppress TDC quantization error and digital phase accumulation techniques to mitigate DCO quantization error. VCO phase noise was reduced using an embedded voltage-mode feedback. This feedback loop is implemented by using a switched-C circuit which converts frequency to current. Designed in a 130nm CMOS process, the proposed DPLL generates more than 1GHz output frequency with low input frequency and achieves superior jitter performance compared to conventional DPLL in simulations.
Resource Type
Date Available
Date Copyright
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Committee Member
Academic Affiliation
Non-Academic Affiliation
Keyword
Subject
Rights Statement
Peer Reviewed
Language
Replaces
Additional Information
  • description.provenance : Submitted by Seokmin Jung (jungseo@onid.orst.edu) on 2012-06-12T16:13:28Z No. of bitstreams: 3 JungSeokMin2012.pdf: 884360 bytes, checksum: caa29ff0a2a05591f7aa6f00796cff78 (MD5) license_rdf: 22765 bytes, checksum: 56265f5776a16a05899187d30899c530 (MD5) license_text: 0 bytes, checksum: d41d8cd98f00b204e9800998ecf8427e (MD5)
  • description.provenance : Made available in DSpace on 2012-06-22T21:01:12Z (GMT). No. of bitstreams: 3 JungSeokMin2012.pdf: 884360 bytes, checksum: caa29ff0a2a05591f7aa6f00796cff78 (MD5) license_rdf: 22765 bytes, checksum: 56265f5776a16a05899187d30899c530 (MD5) license_text: 0 bytes, checksum: d41d8cd98f00b204e9800998ecf8427e (MD5) Previous issue date: 2012-06-05
  • description.provenance : Approved for entry into archive by Laura Wilson(laura.wilson@oregonstate.edu) on 2012-06-22T21:01:12Z (GMT) No. of bitstreams: 3 JungSeokMin2012.pdf: 884360 bytes, checksum: caa29ff0a2a05591f7aa6f00796cff78 (MD5) license_rdf: 22765 bytes, checksum: 56265f5776a16a05899187d30899c530 (MD5) license_text: 0 bytes, checksum: d41d8cd98f00b204e9800998ecf8427e (MD5)
  • description.provenance : Approved for entry into archive by Julie Kurtz(julie.kurtz@oregonstate.edu) on 2012-06-22T18:10:01Z (GMT) No. of bitstreams: 3 JungSeokMin2012.pdf: 884360 bytes, checksum: caa29ff0a2a05591f7aa6f00796cff78 (MD5) license_rdf: 22765 bytes, checksum: 56265f5776a16a05899187d30899c530 (MD5) license_text: 0 bytes, checksum: d41d8cd98f00b204e9800998ecf8427e (MD5)

Relationships

Parents:

This work has no parents.

Last modified

Downloadable Content

Download PDF

Items