Graduate Thesis Or Dissertation

 

CMOS analog design using a digital gate array Pubblico Deposited

Contenuto scaricabile

Scarica il pdf
https://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/8623j1076

Descriptions

Attribute NameValues
Creator
Abstract
  • The core area of a conventional CMOS digital gate array consists of only one size of NMOS device and one size of PMOS device. Both primitives have fixed minimum channel lengths, and this has significantly impeded analog applications. This work has shown that by forming series and parallel interconnections between device primitives, the composite structure approximates a MOSFET of larger channel length and width. Thus, this simple configuration removes the constraints caused by the fixed channel length and width. Using this technique, designs for all of the basic analog building blocks such as inverters, current mirrors, source followers, and various other amplifiers have shown excellent performance. As an example, using a 3-μm CMOS technology, a folded-cascode amplifier and its associated DC biasing circuitry were designed using the digital gate array.
Resource Type
Date Available
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Academic Affiliation
Non-Academic Affiliation
Subject
Dichiarazione dei diritti
Publisher
Peer Reviewed
Language
Digitization Specifications
  • File scanned at 300 ppi (Monochrome) using ScandAll PRO 1.8.1 on a Fi-6670 in PDF format. CVista PdfCompressor 4.0 was used for pdf compression and textual OCR.
Replaces

Le relazioni

Parents:

This work has no parents.

In Collection:

Elementi