Power efficient H.264 video decoding in embedded multiprocessor Public Deposited

http://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/9z903203x

Descriptions

Attribute NameValues
Creator
Abstract or Summary
  • This thesis presents a novel methodology that enables power efficient video decoding in an embedded system based on MPSoC (Multiprocessor System on Chip). This methodology is a physical combination of parallel processing which reduces power consumption of processors by exploiting thread-level parallelism and Dynamic Voltage Frequency Scaling (DVFS) that allows a processor to dynamically change its speed and voltage at run time. The video decoding process must be well optimized to improve performance continuously due to the many complex computation units. Since these intense computation functions have their own specific patterns, they were mainly performed by specialized hardware device. This kind of device, one that combines a main processor and an Intellectual Property (IP), still dominates the multimedia market place because of its adjustable performance, power, and convenience of manufacturing, even though the powerful multi-core embedded processor was released the market a few years ago. Approach of this thesis exploits inherent advantages of the multiprocessor without additional hardware implementation, and presents a thorough analysis of video decoding process in an embedded system. A target application is H.264/AVC, a well-adapted video coding standard for current multimedia environments which is used for many portable devices.
Resource Type
Date Available
Date Copyright
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Committee Member
Academic Affiliation
Non-Academic Affiliation
Keyword
Subject
Rights Statement
Language
Replaces
Additional Information
  • description.provenance : Approved for entry into archive by Julie Kurtz(julie.kurtz@oregonstate.edu) on 2008-07-04T21:48:47Z (GMT) No. of bitstreams: 1 Power Efficient H.264 Video Decoding in Embedded Multiprocessor.pdf: 6964654 bytes, checksum: 05f44e6fb09772c44dcc05ec03b71e6d (MD5)
  • description.provenance : Submitted by Ji Hong Kim (kimjih@onid.orst.edu) on 2008-06-10T23:52:11Z No. of bitstreams: 1 Power Efficient H.264 Video Decoding in Embedded Multiprocessor.pdf: 6964654 bytes, checksum: 05f44e6fb09772c44dcc05ec03b71e6d (MD5)
  • description.provenance : Approved for entry into archive by Laura Wilson(laura.wilson@oregonstate.edu) on 2008-07-10T15:29:31Z (GMT) No. of bitstreams: 1 Power Efficient H.264 Video Decoding in Embedded Multiprocessor.pdf: 6964654 bytes, checksum: 05f44e6fb09772c44dcc05ec03b71e6d (MD5)
  • description.provenance : Made available in DSpace on 2008-07-10T15:29:31Z (GMT). No. of bitstreams: 1 Power Efficient H.264 Video Decoding in Embedded Multiprocessor.pdf: 6964654 bytes, checksum: 05f44e6fb09772c44dcc05ec03b71e6d (MD5)

Relationships

In Administrative Set:
Last modified: 08/02/2017

Downloadable Content

Download PDF
Citations:

EndNote | Zotero | Mendeley

Items