Power estimation of superscalar microprocessor using VHDL model Public Deposited

http://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/bc386m42s

Descriptions

Attribute NameValues
Creator
Abstract or Summary
  • Power optimization becomes more and more important due to the design cost and reliability. Sometimes high power consumption means expensive package cost and low reliability. The first step in optimizing power consumption is determining where power is consumed within a processor. While system-level code tracing and bit transition calculation are not enough to estimate the power distribution, transistor-level HSPICE simulation to model a microprocessor is too complex and time-consuming. In our research, a VHDL model with enhanced signal tracing function will be developed based on the existing VHDL behavior model. The power consumption of superscalar microprocessor in terms of switching activity and capacitance will be carefully studied. Two factors served as the basis for study: accessibility and importance for power calculations. A brief examination of the datapath suggests that the register file, the instruction cache and data cache are some of the major contributors to power usage. It was therefore decided to track the input and output bit transitions to these modules. These transitions are counted along with the number of accesses to each of the modules. In order to gather all of this data, the original VHDL model simulator has been enhanced. As instructions pass through the CPU, additional code is required to track and record the necessary information. For each individual instruction in the ISA, various information is recorded based on the elements in the processor that the instruction affects. For instance, if the simulator is about to execute a load instruction, the instruction uses the programmer counter, the instruction bus, data bus, the address bus, the ALU (adder) and the register file. The information being recorded for each of these elements must be updated to reflect the execution of that particular load instruction. Also, the inside circuit of each module, i.e. register file, instruction cache and data cache and the 6-transistor memory cell layout considering the 0.25μm CMOS technology will be studied in order to extract the capacitance. We do not need very accurate, absolute power estimation, therefore, we will try to keep the model simple.
Resource Type
Date Available
Date Copyright
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Academic Affiliation
Non-Academic Affiliation
Subject
Rights Statement
Peer Reviewed
Language
Digitization Specifications
  • File scanned at 300 ppi (Monochrome, 256 Grayscale) using Capture Perfect 3.0.82 on a Canon DR-9080C in PDF format. CVista PdfCompressor 4.0 was used for pdf compression and textual OCR.
Replaces
Additional Information
  • description.provenance : Approved for entry into archive by Patricia Black(patricia.black@oregonstate.edu) on 2012-09-06T20:58:11Z (GMT) No. of bitstreams: 1 ZhangWanpeng2000.pdf: 2847131 bytes, checksum: 4d3ea82d5fba019aebd9e36f50b4344b (MD5)
  • description.provenance : Approved for entry into archive by Patricia Black(patricia.black@oregonstate.edu) on 2012-09-06T20:56:26Z (GMT) No. of bitstreams: 1 ZhangWanpeng2000.pdf: 2847131 bytes, checksum: 4d3ea82d5fba019aebd9e36f50b4344b (MD5)
  • description.provenance : Made available in DSpace on 2012-09-06T20:58:11Z (GMT). No. of bitstreams: 1 ZhangWanpeng2000.pdf: 2847131 bytes, checksum: 4d3ea82d5fba019aebd9e36f50b4344b (MD5) Previous issue date: 1999-11-22
  • description.provenance : Submitted by Kirsten Clark (kcscannerosu@gmail.com) on 2012-09-06T19:27:01Z No. of bitstreams: 1 ZhangWanpeng2000.pdf: 2847131 bytes, checksum: 4d3ea82d5fba019aebd9e36f50b4344b (MD5)

Relationships

In Administrative Set:
Last modified: 08/03/2017

Downloadable Content

Download PDF
Citations:

EndNote | Zotero | Mendeley

Items