Graduate Thesis Or Dissertation
 

A substrate noise coupling model for lightly doped CMOS processes

Public Deposited

Downloadable Content

Download PDF
https://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/bz60d0352

Descriptions

Attribute NameValues
Creator
Abstract
  • This thesis presents a design-oriented model for lightly doped CMOS substrates. The model predicts the substrate noise coupling between noisy digital and sensitive analog blocks in the early stages of the design. The model scales with the size and separation of these blocks and it is validated with device simulations and with measurements on two different test chips. The effectiveness of different isolation techniques is investigated for lightly doped CMOS processes using device simulations and it is shown that P+ guard rings offer the best isolation, supppressing the noise by as much as 45dB when the guard rings are within a few microns of the noise injector. Finally, the model is used to predict noise coupling between an inverter and an amplifier, with both circuit simulations and measurements on a chip fabricated in the TSMC 0.35Ecm CMOS process.
Resource Type
Date Available
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Academic Affiliation
Non-Academic Affiliation
Subject
Rights Statement
Publisher
Language
File Format
File Extent
  • 3135323 bytes
Digitization Specifications
  • Master files scanned at 600 ppi (256 Grayscale) using Capture Perfect 3.0 on a Canon DR-9080C in TIF format. PDF derivative scanned at 300 ppi (256 B&W, 256 Grayscale), using Capture Perfect 3.0, on a Canon DR-9080C. CVista PdfCompressor 3.1 was used for pdf compression and textual OCR.
Replaces

Relationships

Parents:

This work has no parents.

In Collection:

Items

Thumbnail Title Date Uploaded Visibility Actions
file details Sadate_Aline_C_2000.pdf 2017-08-14 Public Download