Graduate Thesis Or Dissertation
 

The design of a reduced instruction set computer using a silicon compiler

Public Deposited

Downloadable Content

Download PDF
https://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/g158bk81m

Descriptions

Attribute NameValues
Creator
Abstract
  • The objective of this thesis is to describe the design and implementation of a VSLI reduced instruction set computer (RISC). The RISC machine constitutes a new style of computer architecture. It differs significantly from the complex instruction set computer architectures (CISC) of the past. RISC architectures are characterized by their high performance, simple instruction sets, minimal hardware requirements, and their ability to support block structured programming languages adequately. In this thesis a 16-bit single chip RISC was designed using the Genesil Silicon Compiler. It has 14 instructions, an overlapped register window structure, and on chip memory. It can execute most instructions in a single clock cycle, including procedure calls and returns. The peak performance of this chip is approximately 6 MIPS. The chip was implemented in 2 micron CMOS technology. The chip size is 516.54 X 514.27 mils. This chip has not been fabricated.
Resource Type
Date Available
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Academic Affiliation
Non-Academic Affiliation
Subject
Rights Statement
Publisher
Peer Reviewed
Language
Digitization Specifications
  • File scanned at 300 ppi (Monochrome) using ScandAll PRO 1.8.1 on a Fi-6670 in PDF format. CVista PdfCompressor 4.0 was used for pdf compression and textual OCR.
Replaces

Relationships

Parents:

This work has no parents.

In Collection:

Items