Graduate Thesis Or Dissertation
 

An integrated MOS addressing circuit

Public Deposited

Downloadable Content

Download PDF
https://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/h128nh85k

Descriptions

Attribute NameValues
Creator
Abstract
  • This paper is a study of the design of an integrated MOS addressing circuit by using the modified two-phase dynamic shift register. This modified circuit is compared to the conventional two-phase dynamic SR and discussed briefly. The resulting circuit shows several advantages to improve the essential conditions of integrated circuit design and fabrication. Four stages of this dynamic SR are designed on a single monolithic chip. Each stage consists of seven devices and two intentionally added capacitors. A suggestion to imply that more stages can be used in any sequential digital system is given. It is shown that the operation is at AC and the operating frequency is ranged between 200 KHz and 1 MHz clock rates.
Resource Type
Date Available
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Academic Affiliation
Non-Academic Affiliation
Subject
Rights Statement
Publisher
Peer Reviewed
Language
Digitization Specifications
  • File scanned at 300 ppi (Monochrome) using ScandAll PRO 1.8.1 on a Fi-6770A in PDF format. CVista PdfCompressor 5.0 was used for pdf compression and textual OCR.
Replaces

Relationships

Parents:

This work has no parents.

In Collection:

Items