Data driven optimization in SAR ADC Public Deposited

http://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/ng451p222

Descriptions

Attribute NameValues
Creator
Abstract or Summary
  • Recent publications show that successive approximation register (SAR) analog to digital converters (ADC) are capable of achieving high efficiency over other ADC topologies. Furthermore, techniques have been adopted to process signals with low activity periods, such as biomedical and industrial sensors. Prior work used least- significant bit first quantization (LSBFQ) to conserve capacitor switching energy and comparator decisions (bitcycles). This work improves on the published least significant bit (LSB) first successive approximation ADC by restructuring its algorithm for further energy efficient switching, lowering its bitcycle range, and extending its range of applications. For target applications, these proposed solutions will outperform the bit-skipping LS­BFQ and the merged capacitor switching (MCS) SAR, the most energy-efficient traditional most significant bit (MSB) first SAR.
License
Resource Type
Date Available
Date Copyright
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Committee Member
Academic Affiliation
Non-Academic Affiliation
Keyword
Subject
Rights Statement
Peer Reviewed
Language
Replaces

Relationships

Parents:

This work has no parents.

Last modified

Downloadable Content

Download PDF

Items