Interlaced instruction window Public Deposited

http://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/pg15bh254

Descriptions

Attribute NameValues
Creator
Abstract or Summary
  • A relatively recent development in the late 1980s in processors has been the superscalar processor. Superscalar processors use multiple pipelines in an attempt to achieve higher performance than previous generations of processors. Having multiple pipelines makes it possible to execute more than one instruction per cycle. However, since instructions are not independent of one another, but are interdependent, there is no guarantee that any given sequence of instruction will take advantage of the wider pipeline. One major factor that governs the ability of a processor to discover parallel instructions is the processor's mechanism for decoding and executing instruction. For superscalar processors with the central window design, the number of parallel instructions discovered is dependent on the size of the window. With a large window, the probability that the processor can find more parallel instructions is higher because there are more instruction to choose from. However, the larger the window the longer the critical path and thus lower clock speed. The major theme of this thesis is to find ways to have a large instruction window but still have clock speed comparable to a small instruction window processor. One way to achieve this is to apply the idea of memory interleaving to the processor's instruction window or reservation station design. With interleaving, there are multiple small instruction windows instead of one large window. In the first cycle the first window is used, and the second window is used in the second clock cycle. After all windows are used, the processor returns to the first window. Therefore with the interleaved design only a small portion of the whole instruction window is active at one time. In this way, there can be a large virtual window. Furthermore since the size of individual window is kept small, the clock speed is not affected. The rest of this thesis will explain how this interleaved instruction window scheme works and also list some simulation results to show its performance.
Resource Type
Date Available
Date Copyright
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Committee Member
Academic Affiliation
Non-Academic Affiliation
Subject
Rights Statement
Peer Reviewed
Language
Digitization Specifications
  • File scanned at 300 ppi (Monochrome, 8-bit Grayscale) using ScandAll PRO 1.8.1 on a Fi-6670 in PDF format. CVista PdfCompressor 4.0 was used for pdf compression and textual OCR.
Replaces
Additional Information
  • description.provenance : Submitted by John Valentino (valentjo@onid.orst.edu) on 2012-10-08T18:29:38Z No. of bitstreams: 1 OngWeeShong1997.pdf: 6962296 bytes, checksum: e1900097d2b8e08555b9828eae8bd7a3 (MD5)
  • description.provenance : Approved for entry into archive by Patricia Black(patricia.black@oregonstate.edu) on 2012-10-08T19:51:18Z (GMT) No. of bitstreams: 1 OngWeeShong1997.pdf: 6962296 bytes, checksum: e1900097d2b8e08555b9828eae8bd7a3 (MD5)
  • description.provenance : Made available in DSpace on 2012-10-08T19:58:48Z (GMT). No. of bitstreams: 1 OngWeeShong1997.pdf: 6962296 bytes, checksum: e1900097d2b8e08555b9828eae8bd7a3 (MD5) Previous issue date: 1997-05-27
  • description.provenance : Approved for entry into archive by Patricia Black(patricia.black@oregonstate.edu) on 2012-10-08T19:58:48Z (GMT) No. of bitstreams: 1 OngWeeShong1997.pdf: 6962296 bytes, checksum: e1900097d2b8e08555b9828eae8bd7a3 (MD5)

Relationships

In Administrative Set:
Last modified: 08/03/2017

Downloadable Content

Download PDF
Citations:

EndNote | Zotero | Mendeley

Items