Zinc tin oxide thin-film transistor circuits Public Deposited

http://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/rf55zc07w

Descriptions

Attribute NameValues
Creator
Abstract or Summary
  • The primary objective of this thesis is to develop a process for fabricating integrated circuits based on thin-film transistors (TFTs) using zinc tin oxide (ZTO) as the channel layer. ZTO, in contrast to indium- or gallium-based amorphous oxide semiconductors (AOS), is perceived to be a more commercially viable AOS choice due to its low cost and ability to be deposited via DC reactive sputtering. In the absence of an acceptable ZTO wet etch process, a plasma-etching process using Ar/CH₄ is developed for both 1:1 and 2:1 ZTO compositions. An Ar/CH₄ plasma etch process is also designed for indium gallium oxide (IGO), indium gallium zinc oxide (IGZO), and indium tin oxide (ITO). Ar/CH₄ dry etches have excellent selectivity with respect to SiO₂, providing a route for obtaining patterned ZTO channels. A critical asset of ZTO process integration involves removing polymer deposits after ZTO etching without active layer damage. A ZTO process is developed for the fabrication of integrated circuits which use ZTO channel enhancement-mode TFTs. Such ZTO TFTs exhibit incremental and average mobilities of 23 and 18 cm²V⁻¹s⁻¹, respectively, turn-on voltages approximately 0 to 1.5 V and subthreshold swings below 0.5 V/dec when annealed in air at 400 °C for 1 hour. Several types of ZTO TFT circuits are realized for the first time. Despite large parasitic capacitances due to large gate-source and gate-drain overlaps, AC/DC rectifiers are fabricated and found to operate in the MHz range. Thus, they are usable for RFID and other equivalent-speed applications. Finally, a ZTO process for simultaneously fabricating both enhancement-mode and depletion-mode TFTs on a single substrate using a single target and anneal step is developed. This dual-channel process is used to build a high-gain two-transistor enhancement/depletion inverter. At a rail voltage of 10 V, this inverter has a gain of 10.6 V/V, the highest yet reported for an AOS-based inverter. This E/D inverter is an important new functional block which will enable the realization of more complex digital logic circuits.
Resource Type
Date Available
Date Copyright
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Committee Member
Academic Affiliation
Non-Academic Affiliation
Keyword
Subject
Rights Statement
Language
Replaces
Additional Information
  • description.provenance : Made available in DSpace on 2008-12-23T23:05:32Z (GMT). No. of bitstreams: 1 Heineck_thesis.pdf: 1030508 bytes, checksum: 3f0943005d332188742b1804944130f7 (MD5)
  • description.provenance : Approved for entry into archive by Julie Kurtz(julie.kurtz@oregonstate.edu) on 2008-12-22T18:36:39Z (GMT) No. of bitstreams: 1 Heineck_thesis.pdf: 1030508 bytes, checksum: 3f0943005d332188742b1804944130f7 (MD5)
  • description.provenance : Submitted by Daniel Heineck (heineckd@onid.orst.edu) on 2008-12-14T18:57:36Z No. of bitstreams: 1 Heineck_thesis.pdf: 1030508 bytes, checksum: 3f0943005d332188742b1804944130f7 (MD5)
  • description.provenance : Approved for entry into archive by Laura Wilson(laura.wilson@oregonstate.edu) on 2008-12-23T23:05:32Z (GMT) No. of bitstreams: 1 Heineck_thesis.pdf: 1030508 bytes, checksum: 3f0943005d332188742b1804944130f7 (MD5)

Relationships

In Administrative Set:
Last modified: 08/19/2017

Downloadable Content

Download PDF
Citations:

EndNote | Zotero | Mendeley

Items