Honors College Thesis
 

A Study of Sample-and-Hold Circuit with Application to Beat Test and Dual-Slope ADC

Public Deposited

Downloadable Content

Download PDF
https://ir.library.oregonstate.edu/concern/honors_college_theses/2z10ws22c

Descriptions

Attribute NameValues
Creator
Abstract
  • This undergraduate thesis provides an overview on analyzing and designing open-loop sampleand- hold (S/H) circuits. It also describes a technique used to verify functions of an S/H circuit known as beat frequency test, as well as an application of S/H circuit, a dual-slope integrating analog-to-digital (A/D) converter. The first section focuses the fundamentals of S/H circuit, its theory of operation and its deviations from the ideal response. Charge injection and bandwidth limitation are the two major problems associated with an open-loop S/H circuit. The next section explains principles behind the beat test, its system setup, and the approach for designing the S/H circuit in a beat frequency test from plotting the major design parameters. A/D converter’s fundamentals are introduced, followed by a survey on the system architecture and the analog components inside a dual-slope integrating A/D converter. Computer simulations of the S/H circuits and the measured results from the fabricated monolithic S/H circuits are also presented.
License
Resource Type
Date Available
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Committee Member
Non-Academic Affiliation
Rights Statement
Publisher
Peer Reviewed
Language
Replaces

Relationships

Parents:

This work has no parents.

In Collection:

Items

Thumbnail Title Date Uploaded Visibility Actions
file details bangda_honors_thesis_rev2.pdf 2017-07-29 Public Download