Honors College Thesis


Design of a Process Independent Tool for the Creation of On-Chip Serial Test Interfaces Public Deposited

Downloadable Content

Download PDF


Attribute NameValues
  • The push towards higher performing and more sensitive mixed signal circuitry has required the parallel development of increasingly more complex and sensitive test and calibration harnesses. Current off-chip methods of test and calibration may require higher pin counts or induce unwanted parasitic interference. In this thesis, the design of a process independent tool for the creation of on-chip serial test interfaces is presented. This tool is part of a complete on-chip calibration solution designed by the author and his group for use in mixed signal integrated circuits. The system accomplishes several goals reducing pin count, minimizing parasitic interference, and facilitating test automation for the calibration and test harnesses by moving the test harness onto the die of the mixed signal integrated circuit. The tool presented in this paper was designed with the goals of easing test harness implementation, facilitating multiple fabrication processes, and providing flexibility to the chip designer. A set of serial test interfaces generated by the tool was fabricated in a 0.5um CMOS process in order to verify the both tool and its output.
Resource Type
Date Available
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Non-Academic Affiliation
Rights Statement
Peer Reviewed
Additional Information
  • description.provenance : Made available in DSpace on 2009-03-23T13:26:06Z (GMT). No. of bitstreams: 1edmonds_thesis.pdf: 853262 bytes, checksum: 7fe3afc00806f8f67a1440c09d921e19 (MD5)
  • description.provenance : Submitted by Heather Boren (borenh) on 2009-03-19T18:48:06ZNo. of bitstreams: 1edmonds_thesis.pdf: 853262 bytes, checksum: 7fe3afc00806f8f67a1440c09d921e19 (MD5)



This work has no parents.

In Collection: