AN ABSTRACT OF THE THESIS OF

Doctor of Hiranand Balchand Ramchandani for the degree of Philosophy
Electrical and in Computer Engineering presented on Oct 25th, 1977
Title: Hybrid, High Speed Fault Detection Based on Instantaneous
Abstract approved: Redacted for Privacy John F. Engle

This fault detection scheme is based on sampling the instantaneous phase voltages and checking their sum and magnitude against a specified voltage. Faults on the system cause unbalances and distortion of the phase voltages and currents. The currents and voltages change in magnitude and/or phase position with respect to the prefault condition. The measurement of this deviation from the normal condition indicates a fault. This scheme detected the fault within one-half cycle (8 milliseconds) in the laboratory. It is shown that this scheme is simpler and faster to implement than conventional detection schemes.

Hybrid, High Speed Fault Detection Based On Instantaneous Line Voltages

by

Hiranand Balchand Ramchandani

A THESIS

submitted to

Oregon State University

in partial fulfillment of the requirements for the degree of

Doctor of Philosophy

June 1978

Redacted for Privacy

Professor of Electrical and Computer Engineering in charge of major

Redacted for Privacy

Head of Department of Electrical and Computer Engineering

Redacted for Privacy

Dean of Graduate School

Date thesis is presented Oct 25th 1977.

Typed by Eula Weathers for Hiranand Balchand Ramchandani

ACKNOWLEDGMENTS

The author would like to express his gratitude to his advisor Prof. John F. Engle for his help, guidance, and suggestions in every section of this thesis.

The author wishes to extend his special thanks to all members of his committee and friends. Financial assistance from the computer center and engineering experiment station is greatly appreciated.

Sincere gratitude is expressed to all members of his family for their support and encouragement of educational efforts.

TABLE OF CONTENTS

Chapter		Page
I	INTRODUCTION	1
II	THEORY	5
III	CONSTRUCTION	18
IV	COMPUTER OPERATION	24
Ÿ	TESTS	33
VI	CONCLUSION	35
VII	FUTURE DEVELOPMENT	36
BIBLIOGRAPHY		38
APPENDICES		40

LIST OF FIGURES

Figure		Page
1	Phase voltages under normal balanced condition	6
2	Voltage phasor diagram for normal condition	7
3	Power system	7
4	Phase voltages for a line to ground fault with a fault resistance	8
5	Phase voltages for two line to ground fault with a fault resistance	9
6	Phase voltages for line to line fault with a fault resistance	10
7	Phase voltages for three line to ground fault with a fault resistance	11
8	Current and voltage phasor diagrams for a line to ground fault and two line to ground fault	12
9	Current and voltage phasor diagrams for a line to line fault and three line to ground fault	13
10	Test installation	19
11	Block diagram for the sampling clock	21
12	Sampling clock circuit	22
13	Block diagram for the fault detection	26
14	Block diagram to find line to ground faults	31
15	Block diagram to find line to line fault	32
16	Laboratory test set-up showing the faults on the system	34
17	Power system	40

LIST OF FIGURES (continued)

Figure		Page
18	One-line diagram of the positive sequence network	41
19	Sequence network for SLG fault	42
20	A 2LG fault network	45
21	Sequence network connection for a LL fault	4.8
22	TI 960A computer block diagram	55

HYBRID, HIGH SPEED FAULT DETECTION BASED ON INSTANTANEOUS LINE VOLTAGES

I. INTRODUCTION

Function of a Relay

A power system is designed to generate, transmit, and distribute electric power of sufficient quantity to meet present and estimated future demands of the users in some particular area.

The main parts of the system are generators, transformers, transmission lines, switch gear and distribution circuits. Each part is an essential component and failure of any part destroys the capacity and function of the system. To insure reliable service and a reasonable return on the investment, the whole system should be kept in service to delivery energy without interruption.

This may be accomplished in two ways. One way is to maintain each component to prevent failure and to provide alternate links. The maintenance and the cost of alternate links allow this course to proceed to a limit. A second way is to minimize and control the effects of the failures that do occur. The main functions of protection are to minimize damage to apparatus, maintain safety and to minimize interference of the fault with the normal operation of the

Fault is herein defined as the failure of high voltage insulation, which will cause the system to become short-circuited at a point.

unfaulted parts of the system.

The above function of protection is performed by the device known as a protective relay. The relays are the sensing devices which detect and analyze the fault and operate the circuit breaker to isolate the faulted circuit. The protective relay recognizes and analyzes the fault by detecting the change in magnitude of electrical quantities. The basic quantities, which may change when a fault occurs are current, voltage, phase angle (direction), and frequency.

<u>Development</u>

The art of protective relaying has been established for many years. The relay devices and their application have undergone continued progressive development keeping close pace with the growth and requirement of electric power systems.

The protection characteristics for early power systems were simple and direct because the power systems were simple, consisting only of power stations supplying power over short distance to local loads.

The system growth and interconnection have given rise to an increased need for faster and better protection. As a result, a great deal of work has been performed in the study of relay protection under service conditions, the reconstruction and adoption of old forms of protection and the introduction of new types of relays and

protection schemes.

Although the electro-mechanical devices are highly reliable, much work has been conducted in order to develop solid state and digital relays. Thus relay systems have improved in both reliability and accuracy as well as showing some increase in operating speed.

The development of electro-mechanical and solid state relays has been described in detail in literature. In this thesis only the development of the digital relays is discussed briefly.

Digital Relaying

The use of a minicomputer for protection was first considered in late 1960's(14). Since then more attention has been given to this subject (3, 4, 6, 9, 10, 11, 12, 14, 15, 16, 17, 18). Mann and Morrison (10) used a minicomputer for the protection of a single three phase line. They detected, classified, and calculated the impedance of the faulted line in less than 10 milliseconds (one-half cycle on 50 Hz base) in the laboratory after the occurrence of the fault. Rockefeller and Udren (15, 16) used a modified method of Mann and Morrison (10) to protect the line. They were able to detect the fault and send a trip signal to the circuit breaker, under simulated field conditions, from 1/4 to 3 cycle (60 Hz base) after the occurrence of the fault. In all cases, a single dedicated minicomputer was used to perform the protection for a single three-phase line terminal.

Most of the above schemes proposed to date monopolize computer time by continually scanning current and voltage waves in order to detect a fault condition. The purpose of this thesis is to develop a detection method which will use less computer time and memory without sacrificing the efficiency of fault detection. The saving in computer time and memory will allow enough time for the computer to perform other substation tasks or monitor additional transmission lines.

II. THEORY

This detection scheme works on the principle that the sum of the three phase-voltages of a three-phase system in the steady state is nearly equal to zero as shown by Figures 1 and 2.

Faults on the system cause unbalances and distortion of the phase voltages and currents. The currents and voltages change in magnitude and/or phase position with respect to their prefault condition. The magnitude of the currents and voltages depends on the different sources that generate them and their reactances up to the fault location. Sources of the short-circuit currents are utility systems, generators, sychronous motors, induction motors and transformers.


The current magnitude is highest during the first half cycle and decreases in value after a few cycles as the equivalent reactances of the machines change from subtransient to transient state. The magnitude of the short-circuit current is further increased during the first few cycles by the so-called dc component.

The effects of a fault on the phase voltages is best illustrated by simulating faults on a simple power system as shown in Figure 3.


The following faults were simulated on the system shown in Figure 3:

- 1) Single line to ground
- 2) Double line to ground
- 3) Line to line
- 4) Three phase to ground

The method of symmetrical components was used to calculate the short circuit voltages and currents, assuming a value of fault resistance. The complete analytical solution is given in Appendix I. In above example the subtransient reactance of the generator was used to show the change in the voltage magnitudes during first few cycles of the fault condition. Figures 4 through 7 show the instantaneous phase voltages for first few cycles after occurrence of a fault. Figures 8 and 9 show the phasor diagrams associated with the post fault wave forms.




PHASE VOLTAGES UNDER NORMAL BALANCED CONDITION




VOLTAGE PHASOR DIAGRAM FOR NORMAL CONDITION

FIGURE 2




POWER SYSTEM


FIGURE 3




PHASE VOLTAGES FOR LINE TO GROUND FAULT WITH A FAULT RESISTANCE




PHASE VOLTAGES FOR TWO LINE TO GROUND FAULT WITH A FAULT RESISTANCE




PHASE VOLTAGES FOR LINE TO LINE FAULT WITH A FAULT RESISTANCE




PHASE VOLTAGES FOR THREE LINE TO GROUND FAULT WITH A FAULT RESISTANCE





TWO LINE TO GROUND FAULT

LINE TO GROUND FAULT



THREE LINE TO GROUND FAULT

LINE TO LINE FAULT

The exact conditions that exist when a fault occurs vary widely in different systems. The distortion also depends on the severity of the fault and the system reactance to the fault.

From Figure 1 (a balanced prefault condition), we observe that at each zero crossing of the three voltage waveforms, the sum of the other two voltages is zero and at each peak the other two voltages are equal. This is analytically shown below:

Let

$$V_a = V_m \cos(\omega t)$$

$$V_b = V_m \cos(\omega t-120^\circ)$$

$$V_c = V_m \cos(\omega t+120^\circ)$$

Case 1

 $V_{\rm m}$ = 1.0 unit and voltage $V_{\rm b}$ waveform is crossing zero at ωt = 30° (Figure 1).

Therefore

$$V_a = \cos(30^\circ) = 0.866 \text{ pu}$$

$$V_b = \cos(-90^\circ) = 0$$

$$V_c = \cos(150^\circ) = -0.866 \text{ pu}$$

This proves that at the zero crossing of the voltage waveform, the sum of the other two voltages is zero ($V_a + V_c = 0$).

Case 2

Voltage V_b waveform is at the peak at ω t = 120°. Therefore $V_a = \cos(120^\circ) = -0.5 \text{ pu}$

$$V_{b} = \cos(0^{\circ}) = 1.0 \text{ pu}$$

$$V_{c} = \cos(240^{\circ}) = -0.5 \text{ pu}$$

This proves that at the peak of the voltage waveform, the other two voltages are equal ($V_a = V_c$).

From Figures 4 through 7 we observe that these conditions do not exist when the system is under fault and the samples are taken at the zero crossing and peak times of the prefault voltage waveforms. From Figures 4 through 7, we also observe that the magnitude of the phase voltages is different from the prefault value. This is analytically shown below in the case of a line to ground fault.

Instantaneous phase voltages in the case of a line to ground fault are: (data taken from Appendix I)

$$V_a = .466 \cos (\omega t-42.8^\circ)$$

$$V_b = .994 \cos (\omega t-118.3^\circ)$$

$$V_c = .994 \cos (\omega t+118.3^\circ)$$

Case 1

Prefault zero crossing of the voltage $V_{\mbox{\scriptsize b}}$ occurs when $~\omega~t$ = 30°. Therefore, the phase voltages at that instant are:

$$V_a = .466 \cos (30-42.8^\circ) = 0.456 \text{ pu}$$
 $V_b = .994 \cos (30-118.3^\circ) = 0.0289 \text{ pu}$
 $V_c = .994 \cos (30+118.3^\circ) = -0.846 \text{ pu}$

This proves that the sum of the other two voltages is not equal to zero ($V_a + V_c = -.39$). We also observe that the voltage V_a is not equal to its prefault value.

Case 2

Prefault peak of the voltage V_b occurs when ωt = 120°. Therefore, the phase voltages at instant are:

$$V_a$$
 = .466 cos (120-42.8°) = 0.103 pu
 V_b = .994 cos (120-118.3°) = 0.993 pu
 V_c = .994 cos (120+118.3°) = -0.521 pu

This proves that the two voltages are not equal ($V_a \neq V_c$) and the magnitude of V_a is not equal to its prefault value. For other types of faults, the magnitudes of the phase voltages at the prefault zero crossing and peak of V_a are given in Appendix I.

In the case of a three phase-to-ground fault, there is a possibility that the sum of the voltages is equal to zero, but that there will always be a change in voltage magnitude.

This scheme takes advantage of the above abnormalities of the system voltages during the faults and detects the change in the system parameters from normal to abnormal conditions. If the

change is more than a specified tolerance limit, a fault is indicated.

The detection tolerance limit will depend upon the sensitivity of the detection scheme and the normal system operating unbalances.

III. CONSTRUCTION

Figure 10 shows the laboratory test installation for the fault detection scheme which was used for verification of the design theory. There are two major parts of the scheme:

- 1) Minicomputer
- 2) Control Logic

The main characteristics of each part are described below.

Minicomputer


T1960A minicomputer was used to sample the transmission lines and to carry out the necessary calculation and control functions. This particular minicomputer was not specially designed for the fault detection scheme but was employed because of its availability.

T1960A computer is manufactured by the Texas Instruments, Inc. Figure 22 shows the computer block diagrams of the basic internal functional relationships of the computer. The main characteristics of the computer are given in Appendix II.

Control Logic

The control logic consists of three independent sampling clocks.

Each sampling clock is synchronized to system frequency prior to the fault. The main parts of the sampling clock are shown by block



TEST INSTALLATION FIGURE 10


diagrams in Figure 11. The function of each part of the block diagram is explained below. The complete details of the circuit are given in Figure 12.

- a. Zero-crossing detector the R. C. A. zero-voltage crossing detector (CA3059) was used and found to give accurately
 synchronized output pulses each time the voltage crosses
 zero.
- b. Sampling clock The sampling clock was built by using two schmitt-trigger monostable multivibrators (SN74121).


 The clock frequency was set at 240 Hz. This gives a pulse at each zero crossing and each peak of the voltage waveform.

The sampling clock is always synchronized with line frequency except when a fault occurs. During the fault, or any other time, if the line frequency changes more than 5% from its last cycle, the clock locks itself to a frequency of 240 Hz.

- the line frequency can vary from 58 to 62 Hz (± 3.5% from normal frequency of 60 Hz). To minimize error due to this change in frequency, it was found that resetting the sampling clock every two cycles was sufficient.
- d. Frequency change detector This portion of the circuit detects the change in system frequency from one cycle to



BLOCK DIAGRAM FOR THE SAMPLING CLOCK FIGURE 11



the next. If the time between pulses from the zero-crossing detector does not vary more than 5%, the system frequency is assumed to be within limits. Otherwise, it sends the signal to sampling clock and locks the sampling clock at its original line frequency.

IV. COMPUTER OPERATION

The fault detection program, written in assembly language (SAL960A) for the T1960A computer, is responsible for performing the major logic function of fault detection. It was compiled on a CDC 3300 computer. SAL960A reads a sourcefile of instruction written in the assembly language and outputs an object file of instruction on paper tape for loading. It also outputs a list which includes the source statements and corresponding object words generated by SAL960A, along with error indicators, the location of each instruction and source statement number. The listing of the program is given in Appendix III.

The program has two main parts:

- 1) Detection program
- 2) Fault type analysis

Each part is described below.

Detection Program

The detection consists of two parts:

a) initialization and b) fault detection

Initialization

The initialization part of the program initializes all registers


and counters. It clears all flags and sets the limit for the parameters. It finds the phase-sequence of the transmission line voltages and sets the sampling order for the detection portion. The sampling order depends on the phase sequence of the sampled phase voltages.

When the phase relation is abc, the computer will sample lines b, and c when clock l issues a pulse and waits for the pulse from number 2 clock. When it receives an interrupt from clock 2, it samples lines a and c and waits for an interrupt from clock 3. When clock 3 issues its pulse, it samples lines a and b. This cycle is repeated. If the sequence is acb, then the computer will sample line voltages when it receives interrupts from the clocks in a sequence 1, 3, 2.

Fault Detection


The fault detection is the only part of the program which is used to monitor the system. The logic of the program is based upon the theory explained in Chapter II.

Figure 13 shows the complete block diagram of the logical steps taken by the computer to detect a fault. Voltage samples are taken only at each zero crossing and peak of the voltage waveforms. The program is initiated from a phase A, which is arbitrarily chosen. Following the interrupt from phase A clock, the computer samples the other phase voltages, $V_{\rm b}$ and $V_{\rm c}$.




BLOCK DIAGRAM FOR THE FAULT DETECTION

FIGURE 13



BLOCK DIAGRAM FOR THE FAULT DETECTION



The detection program compares the sampled voltage V_b with a specified tolerance limit (V_z or V_p), which depends on V_a being at zero or peak. If the variation is greater than specified tolerance limit, the phase fault counter Nb is increased by one. The counter Nb is decreased by one if the variation is within the limits and Nb is greater than zero. The logic is repeated for the phase voltage V_c .

The detection program also checks the sum of the two voltages V_b and V_c against a specified limit (T_z) if V_a is at a zero crossing or the difference of V_b and V_c against a specified limit (T_p) if V_a is at peak. If the sum or difference lies outside the tolerance limit, the fault counter Nf is incremented. If the sum or difference lies within the limits, Nf is decremented, if it is not already zero.

The above process is repeated for the phase B and C clocks. A fault is indicated if any of the fault counters, Na, Nb, Nc exceeds three or if Nf exceeds two.


The maximum time to detect a fault is about 8 milliseconds after the fault has occurred. It is also seen from the above scheme that the transient or spikes of short duration, less than 3 milliseconds, will not affect the operation.

The values of the variable parameters V_z and V_p depend upon normal operating phase-voltages. The values of the tolerance limits T_z and T_p depend on the sensitivity of the system.


Fault Type Analysis

This is performed by subroutine CLASSFY and was specially written for the case where sampling device was located at the receiving end S2, shown in Figure 10. The subroutine classifies a fault as a line to ground, double line to ground, line to line, or three phase to ground.

each phase looking for the symptoms which indicate which phases are involved in phase to ground fault. A value of greater than 3 indicates phase is involved in ground fault. If none of the counters is greater than 3, the computer samples line voltages a, b, c and classifies the fault as a line to line fault. The phases involved are found by comparing the phase voltages. The two voltages, which are equal in magnitude, are assumed to be involved in the line to line fault. The block diagrams in Figures 14, 15 give the complete details of the procedure.



BLOCK DIAGRAM TO FIND LINE TO GROUND FAULTS
FIGURE 14



BLOCK DIAGRAM TO FIND LINE TO LINE FAULT FIGURE 15

V. TESTS


The operation of the detection scheme was tested on line for the following faults in the laboratory: (Figure 16)

- a) Line to ground
- b) Double line to ground
- c) Line to line
- d) Three line to ground


Two separate tests were conducted. In the first test run, the voltage samples were taken at point S1, the sending end, and in the second test run, the voltage samples were taken at S2, the receiving end (Figure 10). All faults were created at the receiving end.

The fault detection program was tested for both fault positions.


The fault analysis program was tested for the receiving end only.




LINE TO GROUND FAULT



LINE TO LINE FAULT



TWO LINES TO GROUND FAULT



THREE LINE FAULT

FIGURE 16

VI. CONCLUSION

A working Hybrid Fault Detection scheme has been developed for a three phase transmission line using solid state devices and minicomputer. The scheme was found to be reliable in the laboratory under following values of the parameters

$$V_z = V_{za} \pm 10\% \times V_{za}$$

where V = Running average value of the voltages under normal condition when one of the voltage is crossing zero

$$V_p = V_{pa} \pm 15\% X V_{pa}$$

where V = Running average value of the voltages under normal condition when one of the voltages is at its peak

 T_{z} and T_{p} were set at 0.5 volts.

For Fault Analysis program V_z and V_p were set at 1 volt.

The above values of the parameters are not fixed. They are dependent upon normal system unbalances and change of the voltage magnitude under fault condition.

The average time between samples is about 1/12 of cycle (1.38 milliseconds on 60 Hz base) and the average time the computer program took between two sampling points was about 350 microseconds (average number of instruction = 70, average instruction execution time = 5 microseconds).

The scheme detects the fault within one-half cycle (8 milliseconds). It was shown that scheme can be used to classify the fault as in test 2. The main advantages of the scheme are:

- a. High speed, one-half cycle operation.
- b. Simple three phase fault detection.
- c. A small amount of information has to be transferred to the computer, thus saving computer time and memory.
- d. Transient voltage bursts of less than 3 milliseconds will not affect the operation.
- e. Fault data is always compared with prefault data.

VII. FUTURE DEVELOPMENT

At the present time, there has been little development in the use of a computer in system protection in real time. To take advantage of the new solid state technology, the development should be directed towards the use of mini or micro computers at each primary substation. The computer can carry out initial processing of information. The computer should be able to detect the nature and location of an abnormality and initiate any corrective action to be taken locally. The computer should supply information to a central or adjacent local computer when action has to be taken at other locations.

A complete surveillance system by the hybrid computer termnals is required to utilize the advantages of the detection method discussed herein. One isolated installation has little advantage over the present system of "Fault Protection".

The development of a complete and reliable surveillance system will require continued research and development in the following areas:

- a) Modify the scheme to sample the phase currents to classify the fault.
- b) The establishment of communication between computers or processors. From this information, it will be possible to

locate the fault and initiate the opening of appropriate circuit breaker to isolate the fault.

c) Improve the scheme to avoid false indication due to long time-constant switching surges.

BIBLIOGRAPHY

- 1. Caldwell, J. E. "Distribution Protection for the 1980's," IEE, London, Conference Publication Number 125, 1975, Pages 11-14.
- Carter and Cavero. "Consideration of Future System Philosophy, for Power System Protection Control and Measurement," IEE, London, Conference Publication Number 125, 1975, Pages 22-26.
- 3. Cheetham, W. J. "Computerised Protection or Not? Remote Back-up Protection," IEE, London, Conference Publication 125, 1975, Pages 297-303.
- 4. Cheetham, W.J. "Computerised Protection or Not? Primary and Local Back-up Protection," IEE, London, Conference Publication Number 125, 1975, Pages 291-296.
- 5. Engle and Ramchandani. "Hybrid, High Speed Fault Detection Based on Instantaneous Line Voltages," Midwest Power Symposium 1977, West Virginia, Oct. 6-7, 1977.
- 6. Horton, J.W. "Walsh Function for Digital Impedance Relaying of Power Lines," IBM Journal Res. Develop. Nov. 1976, Pages 530-541.
- 7. Kennon, R. "Fault Current Limiter Problem and Prospects," Electric Power Research Institute Journal, Feb. 1976, Pages 14-19.
- 8. Luckett, Munday and Murrey. "A Substation Based Computer for Control and Protection." IEE, London Conference Publication 125, 1975, Pages 252-260.
- 9. Manchur, Harvey and Iwanusiw. "Development of Line Protection with Solid State and Digital Techniques," IEE, London, Conference Publication Number 125, 1975, Pages 109-115.
- 10. Mann and Morrison. "Relaying a Three-Phase Transmission Line with a Digital Computer," IEEE Trans. Power Appar. Syst. PAS-90, 1971, Pages 742-750.
- 11. Miki, Sano and Makino. "Relaying a Three-Phase Transmission Line with a Digital Computer," IEEE Trans. Power Appar. Syst. PAS-96, 1977, Pages 602-612.

- 12. Phadke, Hlibka and Ibrahim. "A Digital Computer System for EHV Substation: Analysis and Field Tests," IEEE Trans. Power Appar. Syst. PAS-95, 1975, Pages 291-297.
- 13. Ranjbar and Cory. "Algorithms for Distance Protection," IEE, London, Conference Publication 125, 1975, Pages 276-283.
- 14. Rockefeller, G.D. "Fault Protection with a Digital Computer," IEEE Trans. Power Appar. Syst. PAS-88, 1969, Pages 438-464.
- 15. Rockefeller, Gilcrest and Udren. "High Speed Distance-Relaying Using a Digital Computer, Part I: System Description," IEEE Trans. Power Appar. PAS-91, 1972, Pages 1235-1243.
- Rockefeller and Udren. "High Speed Distance-Relaying Using a Digital Computer, Part II: Test Results," IEEE Trans. Power Appar. PAS-91, 1972, Pages 1244-1258.
- 17. Sood and Flechsig. "Application of Digital Techniques to Distance Relaying," Western Protective Relay Conference, Oct. 20-22, 1975, Spokane, Washington.
- 18. Udren, E.A. "Prodar 70 Computer Relaying System Field Experience and Stage Fault Tests," Western Protective Relay Conference, Oct. 20-22, 1975, Spokane, Washington.
- 19. Warrington, A.R. "Protective Relays: Their Theory and Practice, Volume II. John Wiley and Sons, Inc., New York, 1969.

APPENDIX I

l) Line to Ground*

The simple power system shown in Figure 17 consists of a generator, transformer, transmission line, load transformer, and load. Consider a SLG fault at bus C with a fault resistance of 4




Figure 17. Power system

ohms. The following data concerning the system is known.

Generator: 25 MVA, 10 kV, x = 0.125 pu, connected Y-grounded

T1: 30 MVA, 10-20 kV, x = 0.105, connected Δ -Y-grounded

Line: $Z = 2 + j4 \Omega$

T2: 20 MVA, 5-20 kV, x = 0.05 pu, connected Y- Δ

Load: static (constant z) load of 10 + j5 MVA at 5 kV

Solution

Select $S_B = 20$ MVA, a load voltage of 5 kV, and compute all system impedances.

^{*}Data taken from Analysis of Faulted Power Systems by Paul M. Anderson, The Iowa State University Press, Ames, Iowa, 1973.

Generator:
$$\mathbf{x} = (0.125)(20/25) = 0.10 \text{ pu}$$

T1: $\mathbf{x} = (0.105)(20/30) = 0.07 \text{ pu}$

Line: $\mathbf{z} = [(2 + 4j)(20)]/(20)^2 = 0.1 + j0.2 \text{ pu}$

T2: $\mathbf{x} = 0.05 \text{ pu}$

Load (as series impedance):

$$R = \frac{(V)^{2}(S_{B})P}{P^{2} + Q^{2}}$$

$$= \frac{(1.0)^{2}(20 \times 10^{6})(10 \times 10^{6})}{(10 \times 10^{6})^{2} + (5 \times 10^{6})^{2}} = \frac{200}{125} = 1.6 \text{ pu}$$

Similarly, x = 100/125 = 0.8 pu. Then the positive sequence network for a SLG fault at bus C is represented as shown in Figure 18.




Figure 18. One-line diagram of the positive sequence network.

The load current I_L is (with V as the reference phasor)

$$I_L = \frac{P - jQ}{V^*} = \frac{10 - j5}{20} = 0.5 - j0.25 \text{ pu}$$

The Thevenin voltage at bus C is

$$V_F = 1.0 + j0 + (0.5 - j0.25)(j0.05)$$

= 1.0125 + j0.025 = 1.0125/1.27° pu

We set $V_F = 1.0125/0^{\circ}$ and it becomes the reference phasor in the fault calculations. The impedance seen looking in at Fl with E shorted is 0.1 + j0.37 on the left in parallel with 1.6 + j0.85 on the right, or

$$Z_1 = \frac{(0.1 + j0.37)(1.6 + j0.85)}{1.7 + j1.22} = 0.332 / 67.3^{\circ} = 0.128 + j0.307 \text{ pu}$$

This is the impedance to the flow of both positive and negative sequence currents.

The zero sequence current sees an open circuit to the left of bus A, with A grounded (because of the Y-grounded connection) and an open circuit to the right of bus C. Thus Z_0 is the sum of the line and Tl impedances, or $Z_0 = 0.1 + j0.27$ pu.




Figure 19. Sequence networks for SLG fault at bus C.

The complete connection of sequence networks is shown in Figure 19, where $\,{\rm Z}_{\rm f}\,$ is shown to be

$$Z_f = \frac{4 + j0}{Z_B} = \frac{4}{20} = 0.2 \text{ pu}$$

The total circuit impedance is

$$Z_{t} = Z_{0} + Z_{1} + Z_{2} + 3Z_{f} = 0.956 + j0.884 = 1.3/42.8^{\circ}$$
 pu
$$I_{al} = \frac{V_{F}}{Z_{t}}$$

$$I_{al} = \frac{1.0125/0^{\circ}}{1.3/42.8^{\circ}} = 0.78/-42.8^{\circ} = 0.572 - j0.530 \text{ pu}$$

Then $I_a = 3I_{al} = 2.34 / -42.8^{\circ}$ pu.

We may synthesize the phase voltages by first computing the sequence voltages.

$$V_{a0} = -Z_{0}I_{a0} = -(0.288/69.7^{\circ})(0.78/-42.8^{\circ})$$

$$= -0.225/26.9^{\circ} = -0.200 - j0.102 \text{ pu}$$

$$V_{a1} = V_{F} - Z_{1}I_{a1} = (1.0125 + j0) - (0.332/67.3^{\circ})(0.78/-42.8^{\circ})$$

$$= (1.0125 + j0) - (0.236 + j0.1075) = 0.7765 - j0.1075$$

$$V_{a2} = -Z_{2}I_{a2} = -0.236 - j0.1075$$

Thus

$$V_a = V_{a0} + V_{a1} + V_{a2} = 0.3405 - j0.3170 = 0.466 / -42.9^{\circ}$$
 pu
 $V_b = V_{a0} + a^2 V_{a1} + a V_{a2}$
 $= -0.200 - j0.102 - 0.4826 - j0.6212 + 0.2111 - j0.1512$

$$= -0.4715 - j0.874 = 0.994 / -118.3^{\circ} \text{ pu}$$

$$V_{c} = V_{a0} + aV_{a1} + a^{2}F_{a2}$$

$$= -0.200 - j0.102 - 0.2964 + j0.7288 + 0.0249 + j0.2588$$

$$= -0.4715 + j0.8856 = 0.994 / 118.3^{\circ} \text{ pu}$$

Therefore, instantaneous phase voltages are:

$$V_a = .466 \cos (\omega t-42.9^\circ)$$
 $V_b = .994 \cos(\omega t-118.3^\circ)$
 $V_c = .994 \cos (\omega t+118.3^\circ)$

2) Double line to ground fault

Refer again to the system in Figure 17, this time with a 2LG fault and with fault impedances of $Z_f = 4$ ohms and $Z_g = 8$ ohms. The fault is at bus C, so the sequence networks are internally the same as those of Figure 19.

Solution

The pu impedances are

$$Z_0 = 0.1 + j0.27,$$
 $Z_1 = Z_2 = 0.128 + j0.307$
 $Z_f = 0.2 + j0,$ $Z_g = 0.4 + j0$

As before, $V_{\overline{F}} = 1.0125 + j0$ pu. The network to be solved appears schematically as shown in Figure 20.

The total impedance seen by current I is

$$Z_{t} = 0.328 + j0.307 + \frac{(0.328 + j0.307)(1.5 + j0.27)}{1.828 + j0.577}$$
$$= 0.617 + j0.515 = 0.805/39.8^{\circ} \text{ pu}$$

Then I is

$$I_{al} = \frac{1.0125/0^{\circ}}{0.805/39.8^{\circ}} = 1.259/-39.8^{\circ} = 0.965 - j0.805 pu$$




Figure 20. A 2LG fault network.

By inspection of Figure 20 we compute

$$I_{a0} = -\frac{Z_2 + Z_f}{Z_2 + Z_0 + 2Z_f + 3Z_g} I_{a1}$$

$$= \frac{0.449/43.1^{\circ}}{1.92/17.5^{\circ}} (1.259/-39.8^{\circ}) = -0.294/-14.2^{\circ}$$

$$= -(0.285 - j0.072) \text{ pu}$$

Similarly,

$$I_{a2} = -\frac{Z_0 + Z_f + 3Z_g}{Z_2 + Z_0 + 2Z_f + 3Z_g} I_{a1} = -\frac{1.525/10.2^{\circ}}{1.92/17.5^{\circ}} (1.259/-39.8^{\circ})$$
$$= -1.00/-47.1^{\circ} = -(0.68 - j0.732) \text{ pu}$$

Checking these results, we compute $I_a = I_{a0} + I_{a2} = 0 - j0.001 = 0$. Synthesizing the other phase currents, we have

$$I_{b} = I_{a0} + a^{2}I_{a1} + aI_{a2}$$

$$= -0.285 + j0.072 - 1.181 - j0.432 - 0.293 - j0.955$$

$$= -1.759 - j1.315 = -2.195 / 36.8^{\circ} pu$$

and

$$I_c = I_{a0} + aI_{a1} + a^2I_{a2}$$

= -0.285 + j0.072 + 0.215 + j1.24 + 0.977 + j0.210
= 0.907 + j1.522 = 1.774/59.2° pu

The sequence voltages are

$$V_{a0} = -Z_{0}I_{a0} = -(0.1 + j0.27)(-0.285 + j0.072)$$

$$= 0.048 + j0.07 \text{ pu}$$

$$V_{a1} = V_{F} - Z_{1}I_{a1} = 1.0125 - (0.128 + j0.307)(0.965 - j0.805)$$

$$= 1.0125 - (0.370 + j0.193) = 0.6425 - j0.193 \text{ pu}$$

$$V_{a2} = -Z_{2}I_{a2} = -(0.128 + j0.307)(-0.68 - j0.732)$$

$$= 0.311 + j0.115 \text{ pu}$$

The phase voltages are

$$V_a = V_{a0} + V_{a1} + V_{a2} = 1.001 - j0.008 \text{ pu} - 1.001/0 \text{ pu}$$

$$V_b = V_{a0} + a^2 V_{a1} + a V_{a2}$$

$$= 0.0479 + j0.07 - 0.488 - j0.4595 - 0.2552 + j0.212$$

$$= -0.6953 - j0.1775 = -0.717/-165.7^{\circ} \text{ pu}$$

$$V_c = V_{a0} + aV_{a1} + a^2V_{a2}$$

= 0.0497 + j0.07 - 0.154 + j0.6525 - 0.0558 - j0.3270
= -0.1619 + j0.2555 = -0.303/122.4° pu

Therefore, instantaneous phase voltages are:

$$V_a = 1.001 \cos (\omega t)$$

$$V_b = .717 \cos (\omega t - 165, 7^\circ)$$

$$V_c = .303 \cos (\omega t + 122.4^\circ)$$

3) Line to line fault

Compute the phase voltages and currents for a LL fault at bus

C of Figure 17 where a fault impedance of 4 ohms is assumed between

phases b and c.

Solution

The sequence networks are exactly as shown in Figure 19, but their interconnection is that of Figure 21. With the new connection the total impedance is

$$Z_t = Z_1 + Z_2 + Z_f = 0.456 + j0.614 = 0.765 / 53.4^{\circ}$$
 pu

Then

$$I_{al} = I_{a2} = V_{F}/Z_{t} = \frac{1.0125/0^{\circ}}{0.765/53.4^{\circ}}$$

$$= 1.325/-53.4^{\circ} = 0.788 - j1.065 \text{ pu}$$

$$I_{b} = -I_{c} = -j\sqrt{3}I_{al} = -1.86 - j1.38 = -2.32/36.6^{\circ} \text{ pu} = 1320 \text{ A}$$

This sytem voltages may also be synthesized from a knowledge of

the sequence currents and sequence network connections.

$$V_{a1} = V_{F} - Z_{1}I_{a1} = 1.0125 - (0.332/67.3^{\circ})(1.325/-53.4^{\circ})$$

$$= 1.0125 - 0.427 - j0.1055 = 0.5855 - j0.1055 \text{ pu}$$

$$V_{a2} = -Z_{2}I_{a2} = -(0.332/67.3^{\circ})(-1.325/-53.4^{\circ})$$

$$= 0.44/13.9^{\circ} = 0.427 + j0.1055 \text{ pu}$$

and we compute

$$V_{a} = V_{a1} + V_{a2} = 1.0125 + j0 = 1.0125/0$$

$$V_{b} = a^{2}V_{a1} + aV_{a2} = -0.389 - j0.448 - 0.310 + j0.317$$

$$= -0.699 - j0.131 = 0.705/-168.4^{\circ}$$

$$V_{c} = aV_{a1} + a^{2}V_{a2} = -0.196 + j0.554 - 0.118 - j0.423$$

$$= -0.314 + j0.131 = 0.342/157.4^{\circ}$$




Figure 21. Sequence network connection for a LL fault

Therefore, instantaneous phase voltages are:

$$V_a = 1.012 \cos (\omega t)$$
 $V_b = .705 \cos (\omega t-168.4^\circ)$
 $V_c = .342 \cos (\omega t+157.4^\circ)$

4) Three phase to ground fault

A three phase fault with fault impedance of 4 ohms ($Z_f = 4$ ohm) at bus C of Figure 17.

Solution

The pu fault impedance is $Z_f = 4/Z_B = 4/20 = 0.2$ pu. Thus

$$I_{al} = I_{a} = \frac{V_{F}}{Z_{1} + Z_{f}} = \frac{1.0125 + j0}{0.328 + j0.307}$$

or

$$I_{al} = \frac{1.0125/0^{\circ}}{0.449/43.1^{\circ}} = 2.255/-43.1^{\circ} = 1.647 - j1.54 pu$$

The voltage at the fault is

$$V_a = V_{al} = Z_{fal} = (0.2)(1.647 - j1.54) = 0.329 - j0.308$$

= 0.451/-43.1° pu

Currents and voltages in phases b and c are found by applying phase rotations of -120° and \pm 120° respectively to the above results.

Therefore instantaneous phase voltages are:

$$V_a = 0.451 \cos (\omega t-43.1^\circ)$$
 $V_b = 0.451 \cos (\omega t-163.1^\circ)$
 $V_c = 0.451 \cos (\omega t+76.1^\circ)$

The magnitude of the phase voltages under various fault conditions at the prefault zero crossing and peak of the voltage vb waveform.

Case 1

Phase voltages at prefault zero crossing of the voltage $\,V_b\,$ which occurs at ωt = 30°

a) Line to ground fault

$$V_a = 0.466 \cos (\omega t-42.8^\circ) = 0.456 \text{ pu}$$

$$V_b = 0.994 \cos (\omega t-118.3^\circ) = 0.0289 \text{ pu}$$

$$V_c = 0.994 \cos (\omega t+118.3^\circ) = -0.846 \text{ pu}$$

b) Double line to ground fault

$$V_a = 1.001 \cos (\omega t) = 0.866 \text{ pu}$$

$$V_b = 0.717 \cos (\omega t-165.7^\circ) = -0.5136 \text{ pu}$$

$$V_c = 0.303 \cos (\omega t+122.4^\circ) = -0.268 \text{ pu}$$

c) Line to line fault

$$V_a = 1.012 \cos (\omega t) = 0.866 \text{ pu}$$

$$V_b = 0.705 \cos (\omega t - 168.4^\circ) = -0.524 \text{ pu}$$

$$V_c = 0.342 \cos (\omega t + 157.4^\circ) = -0.339 \text{ pu}$$

d) Three phase to ground fault

$$V_a = 0.451 \cos (\omega t-43.1^\circ) = 0.439 \text{ pu}$$
 $V_b = 0.451 \cos (\omega t-163.1^\circ) = -0.308 \text{ pu}$
 $V_c = 0.451 \cos (\omega t+76.1^\circ) = -0.131 \text{ pu}$

Case 2

Phase voltages at the prefault peak of the voltage $\mbox{V}_{\mbox{b}}$ which occurs at $\mbox{$\omega$} \mbox{$t=120^{\circ}$}$

a) Line to ground fault

$$V_a = 0.466 \cos (\omega t-42.8^\circ) = 0.103 \text{ pu}$$

$$V_b = 0.994 \cos (\omega t-118.3^\circ) = 0.993 \text{ pu}$$

$$V_c = 0.994 \cos (\omega t+118.3^\circ) = -0.52 \text{ pu}$$

b) Double line to ground fault

$$V_a = 1.001 \cos (\omega t) = -0.5 \text{ pu}$$

$$V_b = 0.717 \cos (\omega t-165.7^\circ) = 0.5 \text{ pu}$$

$$V_c = 0.303 \cos (\omega t+122.4^\circ) = -0.139 \text{ pu}$$

c) Line to line fault

$$V_a = 1.012 \cos (\omega t) = -0.5 \text{ pu}$$

$$V_b = 0.705 \cos (\omega t-168.4^\circ) = 0.467 \text{ pu}$$

$$V_c = 0.342 \cos (\omega t+157.4^\circ) = 0.042 \text{ pu}$$

d) Three phase to ground fault

$$V_a = 0.451 \cos (\omega t-43.1^\circ) = 0.1019 \text{ pu}$$

$$V_b = 0.451 \cos (\omega t-163.1^\circ) = 0.329 \text{ pu}$$

$$V_c = 0.451 \cos (\omega t+76.1^\circ) = -0.431 \text{ pu}$$

APPENDIX II

COMPUTER CHARACTERISTICS

The computer block diagram (Figure 22) shows the basic internal function relationships of the 960A computer.

a) The standard semiconductor (MOS) memory of the 960A has a storage capacity ranging from 4096 to 65,536 words.

Space is provided within the 960A enclosure for 32,768 words of semiconductor memory.

NOTE

The maximum storage capacity of the 960A computer is 65,536 words. This storage may optionally be externally mounted core memory which is available in 4096 word increments.

- b) The Central Processing Unit (CPU) can address the memory, perform arithmetic and logic functions, and sequence and control the exchange of information between memory and other elements of the computer. The CPU features an arithmetic unit and a read-only memory controller.
- c) The Communication Register Unit (CRU) controls the exchange of information between the computer and external equipment.
- d) The Direct Memory Access Channel (DMAC) interfaces the computer with high-speed automatic computer peripherals,

such as disc storage units, line printers, and magnetic tape units. By using a separate controller for each device, concurrent operation of high speed peripherals is achieved.

Specificiations

a) Organization

Parallel Operation

Single and double address logic

Direct addressing of entire memory

Indirect addressing with pre-indexing or post indexing

32 bit instruction word

16 bit data word

16 active hardware registers (16-bit) for arithmetic, index, or mask operations, and base addressing

Supervisor and worker execution mode architecture

Memory protect feature for variable amounts of memory

Three levels of priority interrupts

b) Performance

4 MHz system clock rate

500 nanosecond memory store sequence

750 nanosecond memory fetch sequence

500 nanosecond memory access time

Hardware multiply/divide option

Execution times:

Load: 3.3 microseconds

Store: 3.6 microseconds

Add: 3.6 microseconds

Set CRU bit: 2.8 croseconds

Load register in CRU: 4.2 - 8.2 microseconds (1-16 bits)

c) Memory

Semiconductor memory using 1024 X 1-bit dynamic MOS arrays

Internal storage for up to 32,768 words of MOS memory in increments of 1024 words

Power failure protection

Magnetic core memory interface option


Minimum storage capacity, 4096 words

Maximum storage capacity, 65,536 words

d) Input/Output System

Direct Memory Access Channel (expandable to 8) with 16-bit parallel transfer, 1 million words per second burst rate, and parity checking interface

Communications Register Unit with up to 4096 I/O points and 4 million bits per second burst rate



TI 960A COMPUTER BLOCK DIAGRAM

FIGURE 22

- e) Instruction Set 78 instructions
 - 9-bit and field manipulating instructions
 - 36 register-memory instructions
 - 5 powerful memory-memory instructions
 - 28 flexible program control instructions
- f) Physical Characteristics

Dimension (rank mount configuration)

Height - 12.25 inches

Width - 19 inches

Depth - 24 inches

Weight - 75 pounds

Power Requirements: $115V \pm 10\%$, 47-63 Hz

Power Consumption: 420 watts, average

g) Operating conditions:

Temperature (@ sea level)

0°C to 50°C

 $32^{\circ}\,\mathrm{F}$ to $122^{\circ}\,\mathrm{F}$

Humidity 10% - 95%

Altitude 0-10 000 feet

APPENDIX III

	ancet + T	O FIND FAULT CH 3	METERS PERCO ESANG
*	POGRAP ROGEN PROGES REGI	0 1	
*			
*	SET REGI	STERS #0 30 0 # 2 - X # 20 6 0 0 # 3 - X # 20 6 0 0 # 4 - X # 20 6 0 0 # 5 - X # 20 6 0 0 # 5 - X # 20 6 0 0 #	LOCATION FOR UPDER LOWER LIMITS
	LA	0 • X ± 0 3 0 0 ±	
		7. Y±1500±	I OCATION FOR ETROCHTON
		4. X = 3 à D C =	LOCATION MACHINE DATA EDURE RASSE OF MACHINE FLEGS RASSE OF SOFT WARREST
		5,X±0080± 6,X±0400±	BASE OF SOFTWARE FLEGS BASE OF CRU ADDRESS
	LA	5 + X 5 2 # 2 % 5	3ASC OF CRU ADDRESS
		TATION	
*	LA ST	1.X #3000#	and the second section of the section of
	-5-1	10031	
	51	1,L0031 1,X±3400±	
	੮ੇ†	1,1005	
	LOST .	1 + L 00 51	
	<u></u>	1.LCC325	
	ŠĮ	I L CC SIA	and the state of t
	-31	1.40031 1.40031 1.40031 1.40031 1.40031 1.400031 1.400031 1.4000333 1.40003338 1.40003338	
	LA		Company of the Compan
		±23465±	
	TATT TATT	1.X # 3 4 5 5 # 1. X # 3 4 9 7 #	The state of the s
	\$		
	7 4	4.8±3007#	
	-<1	1,X±0A09± 1,X≠0000≠	
	LA ST	4 . γ ± 0 Δ C Δ ±	CONTRACTOR OF THE PROPERTY CANADA STREET AND ASSOCIATION OF THE PROPERTY OF TH
		<u>:</u> ;	
	ST	1.X±3403± 1.X±3403±	and the second s
	51	4 . Y # 0 0U l #	The second secon
		1, X ± 0 0 0 7 ± 1, X ± 0 0 7 ±	
	ST	1, X # 0 0 0 F # 1, X # 0 0 0 F # 1, X # 0 0 0 F # 1, X # 1 0 0 5 #	Marie Carlo Marie Carlo
		1, X±0005± 1, X±3A0E=	_
	ζ. ζ.Τ.	1 • X # 3 A D F #	
	ŠŢ Ņ Ā	1.X # 0 A 1 4 # 1.X # 0 0 0 C #	and the second s
	14 100 100 100 100 100 100 100 100 100 1		
	<u> </u>	1 10 ±0 41 2 ±	
		1, X ± 0 A1 : ± 1, X ± 0 A1 : ± 1, X ± 4 0 ± . 12) . 9 (X ± 4 0 ± . 3) . 10	CLEAR CLCCKS
	LDGG B	(9×40±,31,10	CLEAR CLCCXSINPUTS
	두달달=		
	ŠĒTB	X ± 40 ± , 1 X ± 40 ± , 1	SET COUNTER 1 LOW TO COUNT
The second second second second	STATE OF THE PARTY		SET COUNTER 1 LOW TO COUNT CHECK IF OA1 IS HIGH START CLOCK 1 CHECK IF OLOCK 1 IS HIGH CHECK IF OLOCK 2 AND 3+STOR CLOC
	2575	x ± 36 ± 11.5	
	SET 3	\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\\	CHECK IF SLOCK 1 IS HIGH CLOC
	3345		START OLDEK-Z-843-343404-04
			ECHENDE OF LANGE ALONG A TO HIGH
£00 <i>9</i> 3	3945	PORTION 314 11.LOOP	Z OLDON T TO MIGH
		7 ± 32 ± .1 • LOCP	3 CHECK IF CLOCK 3 IS HIGH
:0022	39NE SETE	SEQE.1	and the second s
	Xui		
	AMI AMI	1 00 82A X 130	CHANGE ADDRESSES FOR SEC
+ 2 14 141111111111111111111111111111111	AM	100823, X±004 X±000	UHANGE ROUTE SEE
	AMI		
	THE	L0023, X ± 0033 L0021, X ± 003 L0025, X ± 0032	2 ±
			_
LCOP4	. ĀMI	£008+x+6034	

Computer Program for the Fault Detection

	<u> </u>	2011	and a second of the second of
	ant	Lőgázakságg <i>h</i> gá	the second section of the section of the second section of the section of the second section of the secti
	AME AME		THE RESEARCH ASSESSMENT AND ADMINISTRATION OF THE PROPERTY OF
	<u></u>		CHECK IF 241 IS LOW CLEAR OUTPUT OF CLOCK 1
10025	33 4 E	(±40±+6	CHECK IF 341 IS LOW CLEAR OUTPUT OF CLOCK 1
	SET 3	X ± 4 0 ± + 1	SET COUNTER 1 TO COUNT
	SETB	X 2432+1 	SET COUNTED 1 15 GOVERNMENT OF THE STAFF OF THE STAFF OF THE STAFF OF THE SET
,	SETA	¥ #46# 1	AFFAR MISSING PULSE F/FS
	_SET3	<u>₹₹₹₹₹</u>	
	SETA	Y ± 4 9 # • 1	
4	<u> </u>	06814 54,1,0×1	The state of the s
41	AA	2,1	
	AUSTRALIA DE CONTROLO DE LA	x ≠ 3 C ≠ + 1 + 3	STEET CONVERSION ON CHANNEL S
oK1	33N E SE T 3	2.1	
	— <u>₹3</u> ₩₫		GET CONVERTED VALUE
	इर्दर	4.X = 1405 =	START CONVERSION ON CHANNEL
	S ₹ 3	+ + 1	21 7K1 CON15 CV2 TON 211
	3245	14-121-0302	
	SET3	+,1 0,1,3 (4,12)+0337 +,X20387±	STEAR SLOCK 2 OR 3
L00324	SETB	X 23340 2, 0	
L00323	— 10 2 — SETB	<pre>< # 60 40 # , 1</pre>	
[00323	1	<pre></pre>	gapathia a principal and a second of the sec
	3=45	(7.0),1,013	and the second s
		7,(),1,513	
P11 P13	∌FNE	(7.0),1.312 1,22007± 1,12007± 1,12007± 1,12007± 1,12008± 201,1.2001 16.41,12.0	
P13	Ŝ ≘ ₹F		and the second of the second o
	3	111 111 110 110 110 110 110 110 110 110	the second control of
	- ÎT		
نا لا لا	3FNE	ZP1,1,ZPN1	
	<u>ç</u> yı	371	
	3 9	951 951	
	CHE	(6,4),(6,3)	CHECK LINE 2 FOR GND FAULT
ZPN1	3 _	3 <u>£</u> 1	
	3=1=	3E1 5E1 5E3,1	
PK1	SETF		1.)
	C m d	しん そくし ちゃけり しょくきょ	± • • 1
		901 91871 91871 5514-901	
	9F4E	PART1 55.4.504	
<u> </u>	7 44 1		
	รื่อร้า 	75,1,601 (4,60111,5),-1,55,6 75,6 75,1,75,12 75,1,75,13 (7,4),(2,6)	
		701,0	
	SET- CML	[7,4],(2,3)	
	<u>.</u>		
	7) 7)	2 K 2	CHECK IF LINE 3 IS GROUND
ZONZ		5F2 6F2 6F2 (7,4),(5,0) 6F2	5/12010 11 - 12 - 1
	3		
PK2	SETF	[7.1 [x±3012±,5],1	·
· -	AMI		F ± 1 (4)
	Š	0901 94971 94871 97,1,0MP1	
	2	P 4 2 1 1	

		17103121 53 -4	
	AUT SETE	(y±0012±.6);=1 (2003,4),(0.0)	
CMP1	SETE	(3663,4),(0,0)	
	- 3	75761 75761 75761	
ostti	-3 -3:T=		
	ू व् व	-1.0<2,2 -1.0<2,2 -2.71 54,1,0<2	
₹2	BENE 44	#4,1,0%2 2,1 =4,3	
	SETE	=4-0	
CC3		x ≠ 30 ± • 1 • 3	START CONVERSION ON CHANNEL I
	SET 3	0,1,3	
	_ <u> </u>	14,12,0005 4,x704052	START CONVERSION ON CHANNEL 3 39 2
F002	SET3	1,1	31 A(1 00000
	STCR	(4,12),0007 4.¥±0167≠	2 22 22 22 22 22 22 22 22 22 22 22 22 2
LCC33A-	3573	- x ± 3 3 + 3 ± , 3	-0154R-0100K-3-0R-2-
L00333	NOP SET3	Y # G0 4 0 # ; 1 1 , X # 3 A 0 6 #	
	SENE DENE	16.01.02/1	
	3ENE	27.11.11.23	
P21 - 223	ŠFNE	022 (7,3),1,P22 	
- 223	SETF	797.1	
522		J21,1 1, X=0 A07= 1, X=0 A08= 1, X=0 A08=	
)22 J21	ST asys		
	ğvL	16 1 12.51	
	j	9 K3	7 THE T
7 PN 3	3 C. ML	(5,4),(5,C)	CHECK : FOR GROUND FAULT
	9	(6,4),(5,0) 6,3 6,5 7,5 7,5 1,5 1,5 1,5 1,5 1,5 1,5 1,5 1	
_ak3	SEFF	(X±0]10±,0),1 (X±10±,4),(X±=±,4)	
	ÇM	(X±13±,4), (X±5±,4)	
		948T1	
GF3		202- 24871 24871 25,1,302 (x#2318#,6),-1	
	ămi 		
602	3545	SEGF.1.503 792,1,7944	
		1 (4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4 4	
		G#4 GF4 3K4	
	3	3×4 17-1-16-21	CHECK IF LINE 7 IS GNO
ZPN4	S4L		
ok 4		GF4 GF4	
	ŠET F AMI CM	(X#12#,6),1 (X#12#,6),(X#CE#,	4)
	GH	(X#12#,6),1 (X#12#,4),(X#CF#,	
	_a	DARTE 57.1.0492	
GF4	SEYE SEYE	94211 =7,1,0492 (%±12±,6),-1	
	7	CYP2 _	
503	SETE- CML	CHP2 7P2.1.7PN5 7P2.1. (7,4),(2.0)	The second secon
	SHL.	(7,4),(2,3)	

			60
		The second secon	
	<u> </u>	975 975 (7,+)+(6+3)	
	<u>a</u>	25	
FN5	<u> </u>	(7 g +) + (6 + 3)	
	a a	3.5	The second secon
×5	1.00,000 (1.00,000)	5 = 5 5 = 5 (X + 1 : ± + 5) + 1 (X + 2 = ±	
	AMI	(X ± 1 ± + 5) + 1 (X ± 1 ± + 4) + 1 X ± 2 F ±	.4)
	- <u>'</u>	2 10 2	
			and the state of t
; F 5	BENE	56,1,C453	
	BENE AMI SET F CS	(x±11±,5),-1 F6,3 (3)08,4),(3,0) 757L2 757L2	
Ab S	251	(នីជុំបីគួ.4),(៧.ម)	
	<u> </u>		
	3	43	
)5712-	_\$ <u>_</u> \$	-1 0/3.2	
	\$ <u>=</u> 1= 493	-1,0x3,2 24871	
43	ocus		
	TANCE TO THE TOTAL	2,1	
0 K 3 L 0 C 3 1	พีวัก	Y #33 #, 1, 3	CHECK IF CLOCK 3 OF 2 IS HIGH
L0C31	33Nc	123324143	START_CONVERSION—ON-OMMANCE
	8245	(1,12),0006	
	STGX		
L 00 S1	s हेरी <u>व</u>	3,1 0,1 1,12,.5017 4,×234075	
		- {4,121,0007	
	W. A	4.X±3A67= 	CLEIR OLOCK 1 OUI PUT
	NOP SET3		
		(5.0).0.931	
	GENE BENE	17,01,1,233	
	3 3FNE	1, X = 0 A 0 5 1 (6, 0), 0, 931 (7, 0), 1, 933 (7, 0), 1, 932 1, 2 2 1	and the second s
P31 P33			
	SET =	293,1	
- P32			
ั๋วรี่นั้	ST	* , X #3 A8 R # 7 d z . t . 7 P N S	The second secon
		1, X ± 3, C7 ± 203, 1, 31, 1 = 1, 1 × ± 0 ± 0.7 ± 1, X ± 0 ± 0.7 ± 1, X ± 0 ± 0.7 ± 1, X ± 0, X ± 0, X ± 0.7 ± 1, X ± 0.7	
	, i	5F6	
	3	2 KB	CHECK IF LINE 1 IS GNO
ZPN6	CAF	(6,4),(6,0)	GIIZUN I. GIIZUN
	} -	GF6	
PK\$	- <u>SETF</u> - <u>A</u>	#5,1 77478478177	
	CAI.	(X ± 10 ± , 5) , 1 (X ± 10 ± , 4) , (X ± 0	F±.4)
		2121	
		548+1	
-GF S	ฮัะพู ะ -		
	34I 667=	F5,8	AND THE RESIDENCE OF THE PROPERTY OF THE PROPE
504	######################################	004 01271 01271 01271 015,11904 (X#1012,6),-1 F5.00 7.00 7.00 7.00 (7.4) (7.4)	
	RENE SETE	703.1	
	- Car	(7,4),(2,3)	
		(7,4),(2,0) 5=7 6=7 	
	š	ž×7	CHECK IF LINE 3 IS GND
79117	<u>\$4L</u>	(7,4),(6,3) GF7 GF7	
	3	2.5	

DK7	SETE	- 17 1 1 2 - 1 51 . (
	SETF ANI CM	(X = 12 = .6) .1 (X = 12 = .4) . (X = 0 F = .4)
	<u> </u>	04RT1 04RT1 04RT1 04RT1 04RT1 1X1124,61,-1
	9	PARTI
G=7	_=====================================	7,1,CM23
•	ÁFNE ANI SETF	[X#12#+01+#1
		7 4 3 7 P 3 + 1 + Z P N 8 - Z P 3 + 3 + 1 + 2 P N 8
9.05	ŠENE SETE	7P3 -1 - 4PN3
	-Set	(7,4),(2,0)
	CATE TO THE PERSON OF THE PERS	(7,4),(2,0) GF8 -5F8
	3	DV8
7PN8	<u> </u>	[7,4], (5,0] UREUN IF WING
	3	17,41,(6.0) CHECK IF LINE 2 13 3NO 3F8 5F8
D.K.S.	<u> </u>	
5. 5. 5	ZMI CM	(X ± 1 1 ± + 6) + 1 (X ± 1 1 ± + 4) + (X ± 0 F ± + 4)
		-04P3
	n m	- CAP: BARTI BARTI F6:1,CUP3 (Y±11±,61,-1
		F6.1.CMP3
GF 4	SENE AMT	(X±11±,61,-1
	SETE	- F6-9 12762 (1) 12-01
CMF3	Ğ۳	(0003,4),(0,0) 05113
	3	41
DSTLT	- SETE	-1,CK1.2
	3 .	
	<u></u>	(1 x 13 ± , 4) , (x ± 1 + ± , 4) P1Sû
PARTI	و 🕶 -	6150
	10p	And the second of the second o
2455	SETF	GL1,1 (X±11±,4),(Y±14±,4)
P150	Ğ ^M	P1S1
	MOP	
P1S1	<u>S</u> @ T.F _	(X ± 12 ± , 4) , (X ± 14 ± , 4) P1S5
2.31	D	P1S5
	NOP SETE	GL 3,1
	3FNE	GL3.1.P1S2 GL1,1.P133
	SERVICE SERVIC	X # 4 4 # 4 . C
	\$	<u></u>
	SEIB	X # 4 C # + D X # 4 D # + C
	<u>SEI3</u>	
P152	ORIGINAL ORI	GL1.3.P1S4 LINE 3 TO GNO FAULT X #40#,0
	{==================================	X ±40±,0
	9,	The Tolly No half to the
P1S4	SET3 SET3	Y = 4 C ± . 0
	SETE	¥±40±.3
		VILITE TO LINE FAULT 2.
P1S3	THE LAND TO THE CONTROL OF THE CONTR	
	šētš	X ± 40 ± + 6
	ກ ລອນສ	311-1-P1S6
	3FNE	GL1-1-P196 GL2-0-P187 V2442-0
	<u>Setā</u>	Y = 440 = 4
	2513	
0157	SET 3 SET 3 SET 3	
	* = + =	です。 火きならますを

		•	The state of the s
		\$12.1.PART2	LINE 2 TO GNO FAULT
156	SET 3	3 3 L2 .1 .PART2 X #43#.0 X #40#+6	LINE 2 10 000 1401.
	5=7-}	₹	
PART2	3746	₹#33#,\$,₹	
		Y #33#,1,5	START CONVELION ON LINE 2
	SETE	3,1,3	STARL CONVELIGIT OF ELI
	THOUSE CHARLES	2,1 14,12,0036	
	3345	74,121,1107	
	MEA CHE	4,X±0467± (36,4),(4,9)	CHECK IF LINE 2 IS GNO
		3	
	3	<u> </u>	CHECK_IF_LINE_3_IS_GNO
	2	-	
	á	- { +30+,0,3	
	1945		
:-	PALACHES DE ACCANA COMPONICA DE ACCANA COMPONICA DE ACCANA COMPONICA DE CANA COMPONI	X ± 39 ± +1 + 8	START CONVERTION ON LINE 1
	2513	3,1.5	
	\$ <u>fc3</u>		START CONVETTION ON LINE 2
	5513	5,1,3	
	—— <u>डॅ</u> ॉटे र ——		START CONVERTION ON LINE 3
	SETB	7,1	
	ML 4	4.X ±0.405 ±	
	2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2	L, X±0A03± (5,0),0,41 (7,0),0,42 (3,0),1,4000 (12,0),0,423 413 (7,0),0,43 (7,0),0,43	CHECK Y NO IS +VE CHECK Y NO IS
	3545	(5,0),0,11 	
	BENE	(ajà),£,Nū≎o	AEC + + + + +
	3	- 112 13701-0-N23	- GHECK IF NO IS THE
NZ	FYE	N13	YES U. T. NO IS LYE
<u> </u>	3ENE	(3,01,0,N23 N13 (2,01,0,N13 (3,01,0,N13 N23 (3,01,0,N13 N23 (3,01,0,N23 N23 (3,01,0,N23 N23 (3,01,0,N23 N23 (3,01,0,N23 N23 (3,01,0,N33 (3,01,0,N	YES, CHECK. IF NO IS +VE
	gen E	123	YES TE HO IS THE
-43	9∈ +€		YES
N12	3 !	1, X ± 0 A 0 6 ±	
135	ŠT CYL	1, X ± 0 A 0 6 ± 1, X ± 0 A 0 7 ± 1, X ± 1 A 2 0 ±	OHK IF 1,2 ARE ED
	Č41	1X2222,41, (0.0)	CHK_IF 1+2_AKE_EU
	э,	<u> </u>	
	3	. * * * * * * * * * * * * * * * * * * *	
	Ā	1.X#0A07# 1.X#0A05#	
	Ŝ T		IS SUM EQ ZERO
	54r	(X220±,4),(0.0)	
	3	*	LINE TO LINE FAULT 1.2
	SE13	₹±4Δ≠,0 ×≠4∃≠,0	
	SET3	7	
N23	1	1,X±3A07± 1,X±3A03± 1,X±3A20± 1,X±3A20± (X±20±,4),(0+C)	The state of the s
	ST	1, X ± 0 AU 5 ± 1, X ± 0 A 2 0 ± (X ± 2 0 ± 4), (0 + c)	TRILINE 2.3 EQ
		{X ± 20 ± +41 + 10 + 51	
	יי	3	
		1.X#0406# 1.X#0407# 1.X#0408# 1.X#0408# (X#20#,4),(0,0	
	Ĭ.	1: X ± 0 A 0 3 ±	
	STL	132504254 (n.n.) IS SUM EQ ZERO

	3 3 5573 - 3573		LINE TO LINE FAULT 2,3
	Š5T3	X = 4 3 = + 4 - X = 4 6 = + 4	to de 17 to
	3	*	
113			
	ST	1,XzGAZCz (XzZCz,4),(0,C)	IF LINE 1.3 ARE EQ
	5 T 3 T 3 T 3 T 3 T 3 T 3 T 3 T 3 T 3 T	3	
			
	Ā	1,X±3AC6± 1,X±3A08±	
	CML	-1, X = 0 A 2 0 ± (X ± 20 ± , 4), (G, G)	IS SUM ED TO ZERO
			LINE TO LINE FAULT 1,3
	<u> </u>	Y = 4 A = , E	La IV
	3	3 1. ¥ ±9 4 € 5 ≠	
4000	5	1,X±9AC5± -1,X±0AC7± -1,X±0A20± -1,X±0A20±	
	5 T C UL	1,X±0A20± 1,X±0A20± 1,X±20±,41,(0.0)	IF LINE 1 2 ARE ED
	\$1 55 57 57 57 57 57 57 57 57 57 57 57 57		
		1, X±0.53.7± 1, X±0.40.3± 1, X±0.40.7±	
	ST	(X ± 0 1 2 0 ± (X ± 2 0 ± , 4) + (0 + 0)	
		\$	
		X # 4 A # , C X # 4 3 # , 3	LINE TO LINE FAULT 1 2 3
	\$ET3 - \$ET3 \$ET3	X 2 + C 2 + 3	
	3,12	3 ROG	
		SHEYT	
	<u>=</u> [ĂĞ	<u>F1.F2.F3.F4.E5.</u>	52gf, ZP1, ZP2, ZP3
	SETE	Fig	
	SETE	P 3 a U	
	SETE-	- 4,8	
	ŞĒŢF	= 5 + 0 = 7 • 0	
	SETE	511,0	
		14, 6 14, 6 17, 18, 18, 18, 18, 18, 18, 18, 18, 18, 18	
	SETE	751,3	
	Paragraphic Committee of the committee o	702,1 203,1	
	END		