## AN ABSTRACT OF THE THESIS OF

## Jing Zhang for the degree of Master of Science in Electrical and Computer Engineering presented on November 27, 1995. Title: Generation of Substrate Bias and Current Sources in CMOS Technology. <br> Redacted for Privacy

Abstract approved:


A negatively biased substrate has several advantages over a grounded substrate in CMOS technology. The on-chip generation of this negative substrate bias has made chips easier to use when only a single supply is preferred. This project demonstrates two types of charge pump circuits used to generate negative voltages not only for biasing the substrate, but in a broader sense also for other purposes in CMOS technology. One other possible use is in conjunction with 'Guard Ring Diodes for Suppressing the Substrate Noise in Mixed-Mode CMOS Circuits'. This work proposes a reasonable approach to generate the forward biasing current for the guard ring diode whose depletion capacitance and the substrate lead inductance form a resonant circuit to provide very low substrate-to-ground impedance at specific frequencies. Given this emphasis on generating a reasonably predictable current source, the generated negative voltages are regulated using a feedback loop. The amplitude of this negative voltage can be determined exciusively by transistor sizes.

Simulation results support the theoretical analysis in that accurate negative voltages and current sources can be generated on-chip, although there are some limitations.

# Generation of Substrate Bias and Current Sources in CMOS Technology 

 byJing Zhang

## A THESIS

submitted to
Oregon State University
in partial fulfillment of the requirements for the degree of

Master of Science

Presented November 27, 1995
Commencement June 1996

## APPROVED:

## Redacted for Privacy

Major (Proféssor, mepresentipg Ěectrical and Computer Engineering

## Redacted for Privacy

Chair of Department of Electrical and Computer Engineering

## Redacted for Privacy

Dean of Gradugte School

I understand that my thesis will become part of the permanent collection of Oregon State University libraries. My signature below authorizes release of my thesis to any reader upon request.

## Redacted for Privacy

I would like to thank all the people who helped me with their advice during the realization of this thesis project.

In particular I want to thank:

My major professor Leonard Forbes who sparked my interest in this new field of mixed-mode integrated circuits and advised me through the sometimes difficult realization. My wife, Ling, whose encouragement and endless patience made the completion of this work possible. My fellow engineer Bruce Savage at Flight Dynamics who carefully reviewed the manuscript and gave me many valuable suggestions. My friend Mrs. Ruth who took time to polish my English writing.

## TABLE OF CONTENTS

Page

1. INTRODUCTION ..... 1
2. REVIEW ..... 3
3. CHARGE PUMP THEORY ..... 5
3.1 The Oscillator .....  .6
3.2 The Charge Pump Diodes ..... 6
3.3 The Coupling Capacitor. ..... 7
3.4 The Driver. ..... 9
4. CIRCUITS AND SIMULATIONS ..... 11
4.1 Free-Run Charge Pump Circuits ..... 11
4.1.1 Negative Voltage Generator. ..... 11
4.1.2 Current Source Generator for Guard Ring Diodes ..... 22
4.2 Circuits with Feedback Loop Regulation ..... 29
4.2.1 Negative Voltage Generator. ..... 30
4.2.2 Current Source Generator. ..... 38
5. CONCLUSION ..... 48
BIBLIOGRAPHY ..... 50
APPENDIX ..... 52
HSPICE SOURCE FILES ..... 53

## List of Figures

Figure Page

1. Concept of Charge Pump $V_{B B}$ Generator ..... 5
2. 7-Stage Ring Oscillator. ..... 6
3. Models of $V_{B B}$ Generator. ..... 8
4. Schematic of Free-Run Pumping Circuit. ..... 12
5. Diode I-V Curve ..... 14
6. Schematic of Free-Run $V_{B B}$ Generator With Regulating Diodes ..... 15
7. $\mathrm{C}_{\mathrm{pump}}$ Dimension vs. $\mathrm{V}_{\mathrm{BB}}$ of Free-Run Circuit ..... 17
8. Transient $V_{B B}$ Output of Free-Run Circuit ..... 18
9. Oscillating Frequency vs. $V_{B B}$ of Free-Run Circuit. ..... 19
10. $\mathrm{R}_{\text {load }}$ vs. $\mathrm{V}_{\mathrm{BB}}$ of Free-Run Circuit. ..... 19
11. $\mathrm{R}_{\text {load }}$ vs. $\mathrm{V}_{\mathrm{BB}}$ of Free-Run Circuit with 3 Regulating Diodes in Series ..... 20
12. Transient $\mathrm{V}_{\mathrm{BB}}$ Output with 3 Regulating Diodes. ..... 21
13. Oscillating Frequency vs. $V_{B B}$ with 3 Regulating Diodes ..... 22
14. Current Source Generator with Free-Kun Circuits ..... 23
15. Schematic of Current Source Generator with Free-Run Circuits. ..... 25
16. Transient Current Output with Free-Run Circuits. ..... 28
17. Block Diagram of Feedback Loop Regulated $V_{B B}$ Generator. ..... 30
18. Schematic of Feedback Loop Regulated $V_{B B}$ Generator ..... 32
19. A Simulated Voltage Output of Feedback Regulated $V_{B B}$ Generator. ..... 37
20. Current Source Generator with Feedback Loop Regulated Circuits ..... 39
21. Schematic of Two PMOS Divider Circuit. ..... 40
22. A Simulated Voltage Output of Two P Transistor Divider Circuit ..... 43
23. A Simulated Current Generated with Feedback Loop Regulated Circuits ..... 47

## LIST OF TABLES

Table ..... Page

1. Calculated Current vs. Transistor Sizes with Free-Run Circuits. ..... 27
2. Comparison of Calculated and Simulated Current Generated with Free-Run with Free-Run Circuits ..... 29
3. Calculated Transistor Sizes of Feedback Loop Regulated $\mathrm{V}_{\mathrm{BB}}$ Generator. ..... 35
4. Comparison of Calculated and Simulated Results of Feedback Loop Regulated $V_{B B}$ Generator ..... 38
5. Calculated Transistor Sizes of Two P Transistor Divider Circuit. ..... 42
6. Comparison of Calculated and Simulated Results of Two P Transistor Divider Negative Voltage Generator. ..... 43
7. Calculated Transistor Sizes for Current Source Using Feedback Loop Regulated Circuits. ..... 45
8. Comparison of Calculated and Simulated Results of Current Source Generator Using Feedback Loop Regulated Circuits ..... 46

# GENERATION OF SUBSTRATE BIAS AND CURRENT SOURCES IN CMOS TECHNOLOGY 

## 1. INTRODUCTION

The use of negative substrate bias voltage $\mathrm{V}_{\mathrm{BB}}$ has several advantages over a grounded substrate. It lowers the sensitivity of threshold voltages to the body effect, increases punch-through voltages, lowers the diffusion-to-substrate capacitance without requiring a decrease in substrate doping, and increases the gain of typical inverters. It also lowers subthreshhold leakage on clocked depletion transistors and protects the chip against forward-biasing of the substrate due to voltage undershoots at the inputs, which are common with TTL peripherals. If feed back is provided, $\mathrm{V}_{\mathrm{BB}}$ voltage can compensate for some device parameter variations [2].

As applied in particular to DRAM circuits, back bias greatly reduces the probability of localized forward biasing of junctions. Such forward biasing injects electrons into the substrates and can lead to a malfunction of dynamic circuits or seriously reduce refresh times. This is because the electrons will be collected in the "potential wells" beneath the capacitor plate for stored "ones". Another advantage is that speed and power both tend to improve with back bias. This is because transistors operate in the flatter portion of the body-effect curve and lose less drive capability as their sources rise, and because the lower junction capacitance reduces the load [3].

Substrate noise is a serious concern and limitation in mixed-mode, analogdigital . CMOS integrated circuits. The use of forward-biased $n+-p$ guard ring diodes which resonate with the substrate lead inductance is demonstrated by simulations to be effective in reducing this substrate noise by an order of a magnitude. The basic idea is
to create a band pass filter whose frequency response is decided by the inductance of the bond wire and the capacitance of the forward biased diode. Because the capacitance of the guard ring diode is proportional to the biasing current, the frequency of the filter can be adjusted by changing the current through the diode [4]. Detailed work on guard ring diodes for suppressing the substrate noise in mixed-mode CMOS circuits can be found in separate papers. Generally the required biasing current is within the range of $2-20 \mu \mathrm{~A}$.

This paper will focus on the on-chip generation of negative substrate bias and current sources for the guard ring diodes in CMOS technology.

## 2. REVIEW

Widely used in DRAM chips, the on-chip generation of negative substrate bias has been an important part of the DRAM technology. DRAM's generally require one positive supply, one negative supply, and ground. The negative supply is required for substrate biasing largely to prevent substrate injection currents that can cause a loss of stored charge in dynamic memory cells.

To make chips easier to use while applying the back bias, only single positive power supply is preferred. Self-biased technique can eliminate the use of externally provided back bias voltages [3][5]. Various works and publications on negative voltage generators using a single positive supply have been seen in the past two or three decades. Most of the circuits are based on charge pump theory.

Lance A. Glasser \& Daniel W. Dobberpuhl [2] described in detail the operation theory of free-run charge purnp circuits for generating on-chip negative substrate biases. The theoretical minimum voltage that can be generated is about $-\mathrm{V}_{\mathrm{DD}}$ plus two diode drops.

Often a regulated and controllable $\mathrm{V}_{\mathrm{BB}}$ is more desirable because of chip to chip variation. William L. Martino et al. [3] report that through feedback loop regulation, a known regulated on-chip back bias voltage can be generated in NMOS technology. In CMOS technology a similar control scheme can also be implemented in order to produce this bias voltage which is predictable and regulated.

Based on the basic charge pump theory, various configurations have been seen for different applications. Seung-Moon Yoo et al. [6] and Hiroo Masuda et al. [7] report interesting circuit configurations to generate substrate biases for DRAM circuits.

As the DRAM technology advances rapidiy, to reduce power dissipation and improve device reliability, the operating voltage of high-density DRAM's is expected to be reduced greatly but the back biases need to be at about -1.5 V . This triggered the research of generating on-chip back biases with supply voltages reduced to as low as 1.5 V . Yasuhiko Tsukikawa et al. [8][9] proposed the hybrid pumping circuit to overcome the shortcomings of conventional back bias voltage generators which can only generate a minimum voltage of -VDD plus 2 diode drops.

In conjunction with 'Resonant Forward-Biased Guard Ring Diodes for Suppression of Substrate Noise in Mixed-Mode CMOS Circuits' project [4], a known biasing current for the guard ring diodes can be generated using a current sink or source [10].

Normally the substrate is biased at about -1 V to -1.5 V . For the guard ring diode biasing, the cathode of the guard ring diode should be at a even more negative voltage in order to forward bias the diode. No previous work has been seen in generating current sources for this particular application.

## 3. CHARGE PUMP THEORY

A negative voltage can be generated by pumping electrons out of the ground node and into the substrate. Because substrate is a giant capacitor (on the order of 1000 pf ), this slowly lowers its voltage. A conceptual $\mathrm{V}_{\mathrm{BB}}$ generator configuration is shown in Figure 1.


Figure 1. Concept of Charge Pump $\mathrm{V}_{\mathrm{BB}}$ Generator

The driver amplifies the ac signal generated by the oscillator and powers the charge pump. The power is coupled through the capacitor $\mathrm{C}_{\text {pump }}$. The two diodes $\mathrm{D}_{\text {gnd }}$ and $D_{\text {sub }}$ gate the charge out of the substrate and into the ground node. When the voltage $V_{\text {pump }}$ is near its peak value, then $D_{g n d}$ is forward biased and charge is being pumped into the ground node. The other diode $D_{\text {sub }}$ is off. On the other half of the cycle, $V_{\text {pump }}$ is near its most negative value and $D_{\text {gnd }}$ is off, while $D_{\text {sub }}$ drains charge out of the substrate. Obviously, charge does not flow across the capacitor [2].

### 3.1 The Oscillator

The oscillator can be a ring oscillator or a Schmitt trigger. For a N stage ring oscillator, where N is an odd number, the oscillator frequency f is approximately $\left(2 \mathrm{~N} \tau_{\text {delay }}\right)^{-1}$, where $\tau_{\text {delay }}$ is the delay of a single stage. This relation is only approximate because the loading on all stages is not equal. Also N should be greater or equal to 5 ; otherwise the voltage swing may be too small. Figure 2 shows the circuit of a 7 -stage ring oscillator.


Figure 2. 7-Stage Ring Oscillator

### 3.2 The Charge Pump Diodes

The theoretical minimum value of $V_{\text {negaive }}$ is determined by the peak-peak value of $V_{\text {pump }}$ and voltage drops on the two diodes. During the high part of the cycle, $V_{\text {pump }}$ must be one diode drop (diode $\mathrm{D}_{\mathrm{gnd}}$ ) above ground to pump charge. On the low side of the cycle, $\mathrm{V}_{\text {pump }}$ must be a diode drop (diode $\mathrm{D}_{\text {sub }}$ ) below $\mathrm{V}_{B B}$ to do any work. Assuming the maximum peak-to-peak voltage of $V_{\text {pump }}$ is less than $V_{D D}$, then the minimum $V_{B B}$ is greater than or equal to $-V_{D D}$ plus two diode drops. Because of leakage currents and parasitic capacitances. the actual value should be lower than this ideal one [2].

The diode $D_{\text {stb }}$ may be implemented as a p-n diode naturally provided by the CMOS technology. The diode $\mathrm{D}_{\mathrm{gnd}}$ may be a p-active sitting in a grounded n -well or a n -transistor configured as a diode.

If the diodes are ideal, the current pumped out of the substrate would be:

$$
\begin{equation*}
I_{\text {avg }} \approx C_{p u m p} \Delta V f \tag{1}
\end{equation*}
$$

where $\Delta \mathrm{V}$ is the difference between the substrate voltage $\mathrm{V}_{\text {вв }}$ and its theoretical minimum value of $\mathrm{V}_{\text {BBmin }}$. The current is large when $\Delta \mathrm{V}$ is large--that is, when the pump first starts up. The pump must work at all $\mathrm{V}_{\mathrm{BB}}$ voltages between zero and its minimum value. $I_{\text {avg }}$ increases with the pumping rate $f$. Obviously the $I_{\text {avg }}$ and $V_{B B}$ ideally have a linear relationship.

Equation (1) is valid when all of the charge represented by $\Delta \mathrm{VC}_{\text {pump }}$ is actually pumped out of the substrate. This is always true for ideal diodes, but for real devices the finite resistance of the forward-biased device severely limits the effectiveness of the charge pump. The principal question is whether the RC constant of the diodes and pump capacitor is larger or smaller than $1 /$ f. If the time constant is short (ideal diodes). equation (1) prevails and the $\mathrm{V}_{\text {pump }}$ wave form is clipped. If the time constant is long. $\mathrm{V}_{\text {pump }}$ is roughly sinusoidal.

### 3.3 The Coupling Capacitor

The coupling capacitor transfers power from the driver into the charge pump. where it does the work of moving electrons from a higher potential to a lower one.

(b)

## Figure 3. Models of $\mathrm{V}_{\mathrm{BB}}$ Generator Showing (a) Important Capacitances (b) Small Signal Model

Figure 3 illustrates a $\mathrm{V}_{\mathrm{B}}$ generator with important capacitors explicitly denoted. $\mathrm{C}_{\text {bad }}$ is a parasitic capacitor that acts to lower $\mathrm{V}_{\text {pump }}$ and hence the minimum value of $\mathrm{V}_{\mathrm{BB}} . \mathrm{C}_{\text {bad }}$ is mostly from the diode capacitances. Because $\mathrm{C}_{\text {sub }}>\mathrm{C}_{\text {bad }}$ and $\mathrm{G}_{\text {Ioad }}$ $\ll 2 \pi f \mathrm{C}_{\mathrm{pump}}$ when $\mathrm{V}_{\mathrm{BB}} \approx \mathrm{V}_{\mathrm{BB} \text { min }}$, we have

$$
\begin{equation*}
V_{\text {pump }}=\frac{C_{\text {pump }}}{C_{p \text { pump }}+C_{\text {baid }}} V_{\text {arive }}+V_{\text {offset }} \tag{2}
\end{equation*}
$$

If the peak-to-peak voltage of $V_{\text {drive }}$ is $V_{D D}$, we then have

$$
\begin{equation*}
V_{p u m p p-p} \approx \frac{C_{p u m p}}{C_{p u m p}+C_{b a d}} V_{D D} \tag{3}
\end{equation*}
$$

If we want to achieve lowest $V_{B B}$ possible, clearly we have to minimize $C_{b a d}$ so as to decrease $V_{\text {BBmin. }}$. To make $V_{\text {pumpp-p }}$ large, we require $C_{\text {pump }} \gg C_{\text {bad }}$ and $G_{\text {load }}$ $\ll 2 \pi \mathrm{fC}_{\text {pump }}$. To minimize $\mathrm{C}_{\text {bad }}$, we want to lay out $\mathrm{C}_{\text {pump }}$ as a large square P transistor with the source and drain connected.

Assuming the gate is connected to the charge pump, a N transistor would clearly have a problem in that the p-n junction of body-source(drain) can be forwardbiased, since the substrate voltage could be momentarily higher than the $\mathrm{V}_{\text {pump }}$ by the voltage of one diode drop. Also the channel disappears most of the time if the sourcedrain is connected to the charge pump. Ideally we want the P transistor's source-drain to be connected to the charge pump so that the transistor is mostly in linear mode and the channel is present almost all of the time. This way we can always have a relatively stable $\mathrm{C}_{\text {pump }}$ as

$$
\begin{equation*}
C_{p u m p}=C_{8 s}+C_{8 d}=w l C_{o x}+C_{\text {fringing }} \tag{4}
\end{equation*}
$$

### 3.4 The Driver

Fortunately, from Figure 3 we observe that the driver does not need to drive an equivalent load of $\mathrm{C}_{\text {pump. }}$. The driver should be swinging from rail to rail when $\Delta \mathrm{V}=0$.

Under these conditions, the $\mathrm{R}_{\text {load }}$ is very large and the equivalent load of the driver is $\mathrm{C}_{\text {pump }}$ in series with $\mathrm{C}_{\text {bad }}$, or approximately $\mathrm{C}_{\text {bad }}$.

In the steady state, the average current $\mathrm{I}_{\text {avg }}$ pumped by the bias generator equals the leakage current into the substrate. This leakage is caused primarily by minority carrier injection into the substrate from saturated load devices (hot electron effects). A typical leakage current is around $5 \mu \mathrm{~A}$.

## 4. CIRCUITS AND SIMULATIONS

### 4.1 Free Run Charge Pump Circuits

### 4.1.1 Negative Voltage Generator

First we will investigate the basic free-run circuit. From the basic pumping circuit described above, we will analyze the requirements for the ring oscillator, driver, charge pump capacitor, charge pump diodes, and the loading conditions.

Figure 4 is the complete schematic of basic free-run charge pump circuit for $\mathrm{V}_{\mathrm{BB}}$ generation. The ring oscillator being used is a 7 -stage CMOS inverter chain. The driver following the inverter is configured as two inverters in a row where the sizes can be adjusted to provide sufficient current, and if larger charge current is needed the number of inverters can be easily increased. The P transistor with drain and source connected served as the charge pump capacitor where the dimension of the transistor is approximately proportional to the equivalent capacitance.

Referring to equation (1), the pumping current is proportional to the ring oscillator frequency, the charge pump capacitor, and the voltage difference between ideal minimum voltage and actual output voltage. Meanwhile, the driver should be able to provide sufficient current to charge the combination of $\mathrm{C}_{\text {pump }}$ and $\mathrm{C}_{\text {bad }}$, which here consists mostly of the parasitic capacitances of the diodes.


Clearly, whenever the driver can charge the capacitors up in order to have a positive peak of $V_{\text {pump }}$ greater than a diode drop within one half cycle of the ring oscillator frequency, the substrate voltage can be gradually brought down until it hits the value of $\mathrm{V}_{\text {pump_negative-peak }}$ plus one diode drop.

Obviously, the output $\mathrm{V}_{\mathrm{BB}}$ is not regulated over load and it would ideally approach $-V_{D D}$ plus two diode drops at steady state if the driver can keep up with the current need. Since our goal is to provide a relatively constant voltage within a range of load resistance ( loading current greater than $10 \mu \mathrm{~A}$ ), some kind of regulation should be provided.

A very straightforward approach to regulate the output voltage is to take advantage of the I-V characteristics of diodes when they are forward biased. Using the level 1 diode model, a forward current through the diode of around $10 \mu \mathrm{~A}$ results in a voltage drop of about 0.45 V . Three diodes in series would then provide roughly a 1.35 V drop. Although this is inaccurate, it is more than adequate to meet the requirement for back biasing the substrates where the accuracy is not important.

The actual implementation of these diodes can be a P-active in $n$-well for each diode where the $n$-wells all have a higher potential than the substrate. A certain number of N -transistors configured as diodes while every transistor has a voltage drop of roughly $\mathrm{V}_{\mathrm{t}}$ can be an alternative to the diode chain. The square law I-V relationship of MOS transistors provides a similar regulating scheme as the diodes. Figure 5 illustrates the diode I-V curve using level 1 diode model and the rest of the parameters shown in APPENDIX.

DIODE I-V CHARACTERISTIC


Figure 5. Diode I-V Curve.

Figure 6 is the complete circuit schematic with three regulating diodes in series. The ring oscillator consists of 7 identical size CMOS inverters: the driver shown following the ring oscillator includes two inverting amplifier in a row; the charge pump capacitor is made of a P-transistor with source and drain connected together. Also shown are the charge pump diodes, load capacitance, and load resistance.


The analysis and simulations are based on a P-substrate, 1.2 um CMOS process, level 1 diode model and level 3 MOS model as included in the APPENDIX. HSPICE was used throughout the entire simulation.

A 7 -stage ring oscillator is used to produce the 50 MHz oscillation. To make the calculation process easier, every stage is chosen to be identical with respect to transistor sizes. The propagation delay for each stage is:

$$
\begin{equation*}
\tau_{\text {delay }}=\frac{1}{5 \times 10^{7} \times 2 \mathrm{~N}}=\frac{1}{5 \times 10^{7} \times 2 \times 7}=1.43 \mathrm{~ns} \tag{5}
\end{equation*}
$$

Each stage is a CMOS inverter. The P transistor size was chosen to be 3 times that of the $n$ transistor for equal charging and discharging time, the $n$ transistor sizing is about $\mathrm{w} / \mathrm{l}=1.8 \mathrm{um} / 4.2 \mathrm{um}$ and p transistor as $5.4 \mathrm{um} / 4.2 \mathrm{um}$. The driver following the ring oscillator is to charge the $\mathrm{C}_{\text {pump }}$ within at least one half of the oscillating cycle time as well as to sustain the steady state leakage current. Since the output stage of the ring oscillator is relatively weak in terms of current driving capability due to the transistor sizing, a two-stage inverter driver is used to magnify the current in order to have a at least $100 \mu \mathrm{~A}$ peak driving current.

For the coupling capacitor, as discussed previously, a P-transistor with the source and drain connected is a suitable choice. When the body(n-well) is connected to $\mathrm{V}_{\mathrm{DD}}$, we don't have to worry about the forward biasing of p -substrate to n -well. With the source-drain connected to the charge pump, and the gate to the cathode of $\mathrm{D}_{\text {sub }}$, the channel exists almost all the time since $\mathrm{V}_{\text {pump }}$ is always lower than or equal to $\mathrm{V}_{\text {drive }}$. In other words, the transistor is in linear mode most of the time; thus $\mathrm{C}_{\mathrm{gd}}$ and $\mathrm{C}_{2 s}$ are relatively stable. If the transistor is ever turned off, the capacitance would drop by the factor of about a magnitude. Suppose the fringe capacitances are negligible, we
should have $C_{\text {equivalent }} \approx C_{g d}+C_{g s}=w l C_{o x}$, where for our CMOS process, $C_{o x}=$ $1.33 \mathrm{fF} / \mathrm{um}^{2}$. For $\mathrm{C}_{\text {equivalent }}=6 \mathrm{pF}$, assuming a square transistor, we have $\mathrm{w}=1=67 \mathrm{um}$.

Extensive simulations were performed on both non-regulated circuits and circuits regulated with diodes. Since the dynamic performance of the circuits is difficult to calculate, various combinations of oscillating frequency, charge pump capacitors, and load resistances are simulated. Figure 7 shows the results of $\mathrm{C}_{\mathrm{pump}}$ dimension (square transistor, $\mathrm{w}=\mathrm{l}$ ) vs. $\mathrm{V}_{\mathrm{BB}}$ voltage output when oscillating frequency $\mathrm{f}=$ 50 MHz , load resistance $\mathrm{R}_{\text {load }}=500 \mathrm{k} \Omega$, the second stage driver size of $(\mathrm{w} / \mathrm{l})_{\mathrm{n}}=$ $8.4 \mathrm{um} / 1.2 \mathrm{um}$ and $(\mathrm{w} / 1)_{\mathrm{p}}=24 \mathrm{um} / 1.2 \mathrm{um}$.


Figure 7. $\mathrm{C}_{\text {pump }}$ Dimension vs. $\mathrm{V}_{\mathrm{BB}}$ of Free-Run Circuit

Clearly, the absolute value of output voltage increases with the increase of the dimension of the charge pump capacitor. When the dimension reaches $w=1=45 \mathrm{um}$, the output voltage reaches its peak value and stays at -3.9 V as the dimension(the charge pump capacitance) further increases.

A reasonable substrate capacitance is within $100 \mathrm{pF} \sim \sim 1000 \mathrm{pF}$ range. This capacitance serves as a low pass filter to smooth the $\mathrm{V}_{\mathrm{BB}}$ output. Figure 8 is a
simulated transient output of $\mathrm{V}_{\mathrm{BB}}$ with $\mathrm{C}_{\text {sut }}=10 \mathrm{pF}$ and $\mathrm{C}_{\text {pump }}$ size of $\mathrm{w}=1=60 \mathrm{um}$. To speed up the simulation, a $\mathrm{C}_{\text {sub }}$ of 10 pF was used. The ripple is about 50 mV peak to peak and can be further reduced if the $\mathrm{C}_{\text {sub }}$ is chosen larger, which is the reality in most cases. A load resistance of $500 \mathrm{k} \Omega$ is used as a typical value.


Figure 8. Transient $V_{B B}$ Output of Free-Run Circuit

Figure 9 shows the results of oscillating frequency $f$ vs. $V_{B B}$ voltage output when $C_{\text {pump }}$ size is $w=1=60 \mathrm{um}$, and load resistance $=500 \mathrm{k} \Omega$.


Figure 9. Oscillating Frequency vs. $V_{B B}$ of Free-Run Circuit

The output magnitude is dependent upon the oscillating frequency. The higher the frequency, the higher the absolute output voltage until the pumping rate can keep up with the current loss. Since the ripple frequency is obviously related to the charge pump frequency, the higher the oscillating frequency, the smaller the $\mathrm{C}_{\text {sub }}$ required to achieve the same ripple percentage. This is a compromise with the size of $\mathrm{C}_{\mathrm{pump}}$ transistor. The reason we want the f to be relatively high is mainly because of the need to keep the $\mathrm{C}_{\text {pump }}$ size small.

Figure 10 shows the simulation results of load resistance vs. $V_{\text {BB }}$ voltage output when oscillating frequency $\mathrm{f}=50 \mathrm{MHz}, \mathrm{C}_{\text {pump }}$ size is $\mathrm{w}=1=60 \mathrm{um}$.


Figure 10. $\mathrm{R}_{\text {load }}$ vs. $\mathrm{V}_{\mathrm{BB}}$ of Free-Run Circuit

The above simulations demonstrate the relationship among $\mathrm{C}_{\mathrm{pump}}, \mathrm{R}_{\text {load }}$, and pumping frequency using the free-run non-regulated circuit. Practically, our primary concern is the load regulation since this is the only parameter that changes from chip to chip.

Figure 11 shows the simulation results of load resistance vs. $\mathrm{V}_{\mathrm{BB}}$ voltage output when $C_{\text {pump }}$ size is $w=1=40 \mathrm{um}$, oscillating frequency $f=50 \mathrm{MHz}$, and with three regulating diodes in series.


Figure 11. $\mathrm{R}_{\text {load }}$ vs. $\mathrm{V}_{\mathrm{BB}}$ of Free-Run Circuit with 3 Regulating Diodes in Series

This chart proves that with diodes in parallel with the load, a very good load regulation can be achieved. Figure 12 is a simulated transient output of $\mathrm{V}_{\mathrm{BB}}$ with $\mathrm{C}_{\text {sub }}=$ $100 \mathrm{pF}, \mathrm{f}=50 \mathrm{MHz}, \mathrm{R}_{\text {load }}=500 \mathrm{k} \Omega$, and $\mathrm{C}_{\text {pump }}$ size of $\mathrm{w}=1=40 \mathrm{um}$. Notice that the output voltage is regulated at about -1.33 V . The ripple peak-to-peak voltage is about 40 mV when 100 pF C sub is used.


Figure 12. Transient $V_{B B}$ Output with 3 Regulating Diodes

Figure 13 shows results of oscillating frequency $f$ vs. $V_{B B}$ voltage output when $C_{\text {pump }}$ size is $w=1=60 \mathrm{um}$, load resistance $=500 \mathrm{k} \Omega$, and with 3 regulating diodes in series.


Figure 13. Oscillating Frequency vs. $\mathrm{V}_{\mathrm{BB}}$ with 3 Regulating Diodes

### 4.1.2 Current Source Generator for Guard Ring Diodes

The anodes of guard ring diodes are P-substrate. The heavily doped $n$ regions are the cathodes of the diodes. We have generated -1.3 V substrate bias which is regulated by 3 forward biased diodes in series, and the regulated output voltage is basically load independent over the load range of $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$. This substrate bias is applied at the anode of the guard ring diode. In order to forward bias the guard ring diode, its cathode needs to be at an even lower potential. Our interest is to generate a controllable current through the guard ring diode with a range of $2 \mu \mathrm{~A}$ to $20 \mu \mathrm{~A}$. Since the I-V characteristics of diode is exponential, it is difficult to determine the current by directly applying voltages across the diode.

A current sink or source can be used to generate a constant current [10]. Based on two facts: first, the forward biased diode has a voltage drop of roughly 0.4 V across it when the forward current is around $5 \mu \mathrm{~A}$ and basically does not change much (Figure 5) over the current range of $2 \mu \mathrm{~A}$ to $20 \mu \mathrm{~A}$; second, by setting MOS transistors in saturation mode, the drain-source current can be solely controlled by gate-source
voltage. Taking advantage of these two facts and having been able to regulate the substrate bias, a current source can be generated as shown in Figure 14.


Figure 14. Current Source Generator with Free-Run Circuits

The reason for using a P transistor as a current source instead of N -transistor as a current sink is because of the concern of the CMOS process. Since generally n-wells are connected to $\mathrm{V}_{\mathrm{DD}}$ (or as high as possible), and both P substrate and source-drain of this transistor are below ground, there is no risk of forward biasing the P-N junctions, although the sizing of P -transistor is a disadvantage over N -transistor for achieving same amount of current.

The following equation illustrates the relationship between the threshold voltage of the transistor and $\mathrm{V}_{\mathrm{SB}}$ :
$V_{t p}=V_{t p 0}+\gamma\left(\sqrt{\left|-2 \phi_{F}+V_{S B}\right|}-\sqrt{\left|-2 \phi_{F}\right|}\right)$

Clearly we want to minimize the $\mathrm{V}_{\mathrm{SB}}$ in order to minimize the threshold voltage and furthermore minimize the transistor size to generate same amount of current. To do so the n-well body can be grounded for this transistor instead of connected to the $\mathrm{V}_{\mathrm{DD}}$. In this circuit two negative voltages need to be generated. One is for back biasing the substrate while another one, $V_{\text {neg }}$, is for forward biasing the guard ring diode. Actually both generators can share the same ring oscillator and driver with some adjustments for the driver's size to pump two circuits. The diode regulated $V_{B B}$ generator is used for the substrate bias which is at about -1.3 V ; the voltage $\mathrm{V}_{\text {neg }}$ is generated with a free run negative voltage generator without regulating diodes which produces a minimum voltage of -3.9 V . By adjusting the size of the current source P transistor, a controllable current source can be generated.

An issue arises when generating the $\mathrm{V}_{\text {neg }}$ where we can no longer take advantage of the substrate capacitance. To keep the ripple low enough, an off-chip capacitor is needed and great care needs to be taken to minimize the bonding wire inductance.

Figure 15 is the schematic of current source generator using two free-run negative voltage generator circuits. Note only one ring oscillator and driver are used for both pumping circuits.

Figure 15. Schematic of Current Source Generator with Free-Run Circuits


Following we will calculate the P-transistor sizes:

Since we are biasing the substrate at about -1.3 V , i.e. $\mathrm{V}_{\mathrm{BB}}=-1.3 \mathrm{~V}$, according to equation (6), and

$$
\mathrm{V}_{\mathrm{SB}}=-1.3 \mathrm{~V}-0.4 \mathrm{~V}=-1.7 \mathrm{~V}
$$

From level 3 MOS model, $\phi_{F}=0.6 \mathrm{~V}, \mathrm{~V}_{\mathrm{t} 0}=-0.8406 \mathrm{~V}$ and $\gamma=-0.5768$.

We have

$$
\begin{equation*}
V_{t p}=-0.8406-0.5768(\sqrt{1-2 \times 0.6-1.7}-\sqrt{1-2 \times 0.6})=-1.1904 V \tag{7}
\end{equation*}
$$

The P transistor is configured as a diode by connecting the gate and the drain. If $\mathrm{V}_{\mathrm{gs}}<\mathrm{V}_{\mathrm{tp}}$. the transistor will always be in saturation mode. Thus we have

$$
\begin{equation*}
I_{D}=\frac{1}{2} k_{p}\left(\frac{w}{l}\right)_{p}\left(V_{s g}-\left|V_{t p}\right|\right)^{2} \tag{8}
\end{equation*}
$$

We have demonstrated that a regulated $\mathrm{V}_{\mathrm{BB}}$ at -1.3 V and a non-regulated $\mathrm{V}_{\text {neg }}$ of about -3.9 V can be generated. The -3.9 V is relatively load independent when the load resistance is greater than $200 \mathrm{k} \Omega$. Refer to Figure 4, a total voltage across the guard ring diode and the P transistor is about 2.6 V . Voltages at both ends are load independent if the current through the guard ring diode is small.

If the voltage drop on the diode is about 0.4 V , then $\mathrm{V}_{\mathrm{sg}} \approx 2.6-0.4=2.2 \mathrm{~V}$. From equation (8), with $k_{p}=2.545 \mathrm{E}-5 \mathrm{~A} / \mathrm{V}^{2}, \quad \mathrm{~V}_{\mathrm{tp}}=-1.1904 \mathrm{~V}$, we can generate the following table:

| $\mathrm{I}_{\text {bias }}(\mu \mathrm{A})$ | Possible Transistor Sizes $(\mu \mathrm{m})$ |  |
| :---: | :---: | :---: |
|  | w | 1 |
| 2 | 1.8 | 12 |
| 4 | 1.8 | 6 |
| 6 | 5.4 | 12 |
| 8 | 1.8 | 3 |
| 10 | 1.8 | 2.4 |
| 12 | 5.4 | 6 |
| 14 | 12.6 | 12 |
| 16 | 3.6 | 3 |
| 18 | 16.2 | 12 |
| 20 | 1.8 | 1.2 |

Table 1. Calculated Current vs. Transistor Sizes with Free-Run Circuits

Simulations were performed for each of the above calculations assuming a 100 pF off-chip capacitor is connected to node $\mathrm{V}_{\text {neg }}$. Also the substrate capacitance is assumed as 100 pF . Actually the two capacitor values can be a magnitude higher. The reason for choosing 100 pF is due to the simulating time constraint.

Figure 16 is a simulated current generated using this circuit. The circuit parameters are set to generate a 4 uA current source. As can be seen, the output at steady state is about 2 uA . In Figure 16 also shown are $\mathrm{V}_{\mathrm{BB}}$ and $\mathrm{V}_{\text {neg }}$ which are at steady state about 0.1 V off from the value used for calculating the current. Apparently the inaccuracy of these voltages is the major reason that the current output is far from
what we expected. Table 2 gives the comparison between calculated and simulated current.

As can be seen, the percentage errors are quite large. This is mainly because the actual voltages generated from both free-run negative voltage generator are not precisely what we expected. Also since the two voltage outputs vary as loads change, we can expect that the current generated this way can be really off the mark. To predict an accurate current output is very difficult.


Figure 16. Transient Current Output with Free-Run Circuits.

| Transistor Sizes $(\mu \mathrm{m})$ |  | Current $(\mu \mathrm{A})$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
| w | 1 | Calculated | Simulated |  |
| 1.8 | 12 | 2 | 1.1 | 45 |
| 1.8 | 6 | 4 | 1.9 | 52.5 |
| 5.4 | 12 | 6 | 3.2 | 46.6 |
| 1.8 | 3 | 8 | 3.9 | 51.25 |
| 1.8 | 2.4 | 10 | 4.8 | 52 |
| 5.4 | 6 | 12 | 6.3 | 47.5 |
| 12.6 | 12 | 14 | 7 | 50 |
| 3.6 | 3 | 16 | 8.5 | 46.87 |
| 16.2 | 12 | 18 | 9.5 | 47.22 |
| 1.8 | 1.2 | 20 | 11 | 45 |

Table 2. Comparison of Calculated and Simulated Current Generated with Free-Run Circuits.

### 4.2 Circuits with Feedback Loop Regulation

The circuits in the last section have apparent drawbacks. Since this is basically a free-run circuit, precise voltage control can not be really achieved. This seems to be fine when only substrate bias is needed, since the accuracy of back bias is not of great significance. But when an accurate current source needs to be generated accurate voltage sources must be generated first, and this needs good load regulation and precise output voltage control.

Due to the considerations above, feedback needs to be introduced in generating the negative voltages in order to regulate the outputs, mostly for the load regulation. Circuits with feedback loop regulation are introduced below, taking advantages of MOS transistor characteristics.

### 4.2.1 Negative Voltage Generator

Figure 17 is the basic block diagram of the circuit to generate regulated negative substrate bias.


Figure 17. Block Diagram of Feedback Loop Regulated $V_{B B}$ Generator

There are three parts in this circuit: an oscillator control section that maintains a pre-determined $V_{B B}$ by inhibiting and enabling the oscillator to limit the pumping action, a ring oscillator with output stage driver, and a pumping network capable of driving the output node to negative.

The P-transistor's gate is connected to the drain, so that the transistor is always operated in saturation mode if $\mathrm{V}_{\mathrm{sg}}>\left|\mathrm{V}_{\mathrm{tp}}\right|$. The n -transistor's gate is grounded and the source is connected to the substrate.

Following the P and N transistors is a high gain stage with a voltage gain of at least 60 db which is made of 4 CMOS inverters. The output voltage of the high gain amplifier is high when the input node is higher than the switch point $V_{s w}$ of the first inverter and is low when the input node is lower than switch point. This stage amplifies
a small voltage change at the input node to full voltage swing and powers the following ring oscillator. The power for the ring oscillator is provided by the output of the high gain amplifier. When the output of the high gain amplifier is high, the ring oscillator oscillates and stops oscillating when the output of the amplifier is low.

The pumping network is basically the same as described before. When the voltage at the input of the high gain amplifier is below the switch point of the first stage inverter, the charge pump stops pumping the substrate to more negative. When the voltage at the input of the high gain amplifier is higher than switch point, the pump will start and pump the substrate to more negative. This action keeps voltage at the input of the high gain amplifier at the switch voltage point of the first inverter and thus keeps the $\mathrm{V}_{\mathrm{BB}}$ at a certain negative voltage level.

Figure 18 is the complete schematic of feedback loop regulated substrate bias generator. Through the operation both M1 and M2 are in saturation mode, so we have the following equation:

$$
\begin{equation*}
\frac{1}{2} k_{p}\left(\frac{w}{l}\right)_{p}\left(V_{s g p}-\left|V_{t p}\right|\right)^{2}=\frac{1}{2} k_{n}\left(\frac{w}{l}\right)_{n}\left(V_{g s n}-V_{t n}\right)^{2} \tag{9}
\end{equation*}
$$

and

$$
V_{g s \mathrm{I}}=0-\mathrm{V}_{\mathrm{BB}}, \quad \mathrm{~V}_{\mathrm{sgp}}=\mathrm{V}_{\mathrm{DD}}-\mathrm{V}_{\mathrm{sw}}
$$

Substitute them into equation (9), we have

$$
\begin{equation*}
\frac{1}{2} k_{p}\left(\frac{w}{l}\right)_{p}\left(V_{D D}-V_{s w}-\left|V_{t p}\right|\right)^{2}=\frac{1}{2} k_{n}\left(\frac{w}{l}\right)_{n}\left(-V_{B B}-V_{t n}\right)^{2} \tag{10}
\end{equation*}
$$

Figure 18. Schematic of Feedback Loop Regulated $V_{B B}$ Generator

then

$$
\begin{equation*}
-V_{B B}=\sqrt{\frac{k_{p}\left(\frac{w}{l}\right)_{p}}{k_{n}\left(\frac{w}{l}\right)_{n}}}\left(V_{D D}-V_{s w}-\left|V_{t p}\right|\right)+V_{t n} \tag{11}
\end{equation*}
$$

Now we will calculate the $\mathrm{V}_{\mathrm{sw}}$ of the input stage inverter of the high gain amplifier. The device sizes of this inverter are chosen as:
p-transistor: $(\mathrm{w} / \mathrm{l})_{\mathrm{p}}=5.4 \mathrm{um} / 1.2 \mathrm{um}$
$n$-transistor: $(\mathrm{w} / \mathrm{l})_{\mathrm{n}}=1.8 \mathrm{um} / 1.2 \mathrm{um}$

That is

$$
\begin{equation*}
\frac{(w / l)_{p}}{(w / l)_{n}}=3 \tag{12}
\end{equation*}
$$

In level 3 MOS model,

$$
\begin{aligned}
& \mathrm{k}_{\mathrm{p}}=2.5454 \mathrm{E}-5 \mathrm{~A} / \mathrm{V}^{2} \\
& \mathrm{k}_{\mathrm{n}}=8.3843 \mathrm{E}-5 \mathrm{~A} / \mathrm{V}^{2}
\end{aligned}
$$

$$
V_{s w}=\frac{V_{D D}-\left|V_{t p}\right|+V_{t n} \sqrt{\frac{k_{n}(w / l)_{n}}{k_{p}(w / l)_{p}}}}{1+\sqrt{\frac{k_{n}(w / l)_{n}}{k_{p}(w / l)_{p}}}}
$$

Here,

$$
V_{D D}=+5 \mathrm{~V}, \quad V_{\mathrm{tP}}=0.84 \mathrm{~V} .
$$

Since p substrate is biased at $\mathrm{V}_{\mathrm{BB}}, \mathrm{V}_{\mathrm{tn}}$ is calculated as

$$
\begin{equation*}
V_{t n}=V_{t n 0}+\gamma\left(\sqrt{\left|-2 \phi_{F}+V_{S B}\right|}-\sqrt{\left|-2 \phi_{F}\right|}\right) \tag{14}
\end{equation*}
$$

with $V_{S B}=0-V_{B B}$, we then have

$$
\begin{equation*}
V_{t n}=V_{t n 0}+\gamma\left(\sqrt{\left|-2 \phi_{F}-V_{B A}\right|}-\sqrt{\left|-2 \phi_{F}\right|}\right) \tag{15}
\end{equation*}
$$

here

$$
\gamma=0.7792, \phi_{\mathrm{F}}=-0.6 \mathrm{~V} \text { and } \mathrm{V}_{\mathrm{t} 0}=0.9573 \mathrm{~V}
$$

Then
$V_{t n}=0.9573+0.7792\left(\sqrt{12 \times 0.6-V_{B A}}-\sqrt{12 \times 0.61}\right)$
$=0.1038+0.7792 \sqrt{11.2-V_{B B}}$

Substitute (16) into equation (13)

$$
\begin{equation*}
V_{s w}=2.0846+0.3987 \sqrt{11.2-V_{B B}} \tag{17}
\end{equation*}
$$

Substituting (17) into (11) we can derive a relationship between $V_{B B}$ and the transistor size ratio. By choosing the appropriate ratio of M1 and M2 sizes, the desired $V_{B B}$ can be precisely generated. In practice the transistors M1 and M2 can be made very low gain, thus have very small current during the operation. Combining equation (11) and (17), a table can be generated for choosing M1 and M2 sizes to produce desirable substrate biases. (tolerance of transistor sizes are within $2 \%$ of calculated value)

|  |  | Possible sizes |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $\mathrm{V}_{\mathrm{BB}}(\mathrm{V})$ | $\mathrm{V}_{\mathrm{sw}}(\mathrm{V})$ | $(\mathrm{w} /)_{\mathrm{p}}(\mathrm{w} / \mathrm{l})_{\mathrm{n}}$ | $\mathrm{w}_{\mathrm{n}}(\mathrm{um})$ | $\mathrm{w}_{\mathrm{p}}(\mathrm{um})$ | $\mathrm{l}_{\mathrm{p}}=\ln (\mathrm{um})$ |  |
| -1 | 2.68 | 0.0027 | 666 | 1.8 | 24 |  |
| -1.5 | 2.74 | 0.4795 | 12.6 | 6 | 24 |  |
| -2 | 2.80 | 1.9308 | 1.8 | 3.6 | 24 |  |
| -2.5 | 2.86 | 4.6266 | 1.8 | 8.4 | 24 |  |
| -3 | 2.90 | 8.6356 | 1.8 | 15.6 | 24 |  |
| -3.5 | 2.95 | 14.51 | 2.4 | 34.82 | 24 |  |

Table 3. Calculated Transistor Sizes of Feedback Loop Regulated $V_{B B}$ Generator

The high gain amplifier should be able to supply the current that the ring oscillator needs during oscillation operation while the output stage of the amplifier is high. This requires the P-transistor of the last amplifier stage be large enough to
sustain the supply current for the ring oscillator. Also the gain of at least 60 dB indicates that when the input has a 5 mV change the output should rail. This promises that the input voltage is always kept at $V_{s w}+/-5 \mathrm{mV}$.

Figure 19 illustrates a simulated voltage output of this circuit when the M1 and M 2 sizes are set to generate a $\mathrm{V}_{\mathrm{BB}}$ of -1.5 V . The first output is the $\mathrm{V}_{\mathrm{BB}}$ and its voltage is about -1.5 V . The second part of the graph shows the behavior of the ring oscillator power which initially is high to keep pumping the circuit until the $\mathrm{V}_{\mathrm{BB}}$ reaches about -1.5 V . It clearly demonstrates the 'on-off' actions. The third part of the graph is the output of the ring oscillator. It corresponds to the ring oscillator power to be 'on' or 'off'.

This circuit gives excellent load regulation. While $\mathrm{R}_{\text {load }}$ changes from $100 \mathrm{k} \Omega$ to $1 \mathrm{M} \Omega$, the output voltage virtually does not change at all.


Figure 19. A Simulated Voltage Output of Feedback Regulated $V_{B B}$ Generator


Table 4. Comparison of Calculated and Simulated Results of Feedback Loop Regulated $\mathrm{V}_{\mathrm{BB}}$ Generator

Table 4 illustrates the comparison between calculated and simulated voltages. As we can see, the output voltages simulated are very close to the values calculated. The major error source is the round off of transistor sizes during calculation. Along with the excellent load regulation, this provides us a good regulated voltage for generating the current source.

### 4.2.2 Current Source Generator

Again with the regulated approach the controllable current source can be generated exploiting the I-V characteristics of MOS transistor. In the last discussion we were able to generate well-controllable and regulated substrate bias. The current source can still be generated with the same configuration, but now we have much improved voltage references shown in Figure 20.


Figure 20. Current Source Generator with Feedback Loop Regulated Circuits
$\mathrm{V}_{\mathrm{BB}}$ can be generated with the circuit introduced in the last discussion, i.e. the voltage divider at the first stage is a CMOS pair. But the more negative voltage $\mathrm{V}_{\mathrm{ncg}}$ here cannot be produced using exactly the same method since the source voltage level of M2 would be lower than that of the M2 body, assuming the body is connected to $\mathrm{V}_{\mathrm{BB}}$. Therefore some modification must be considered. To solve this problem we can replace M 2 with a P -transistor whose drain and gate are connected together to $\mathrm{V}_{\text {neg }}$. This actually forms a voltage divider with P-transistors M1 and M2.

Figure 21 is the schematic of this two P-transistor divider circuit. The rest of the circuit is exactly the same as the previous circuit. We will calculate the device sizes for this Two P-transistor divider circuit. Choose to bias the substrate at -1.5 V using the CMOS-divider regulated $V_{B B}$ generator. From table 3, the switch point of the input inverter of high gain amplifier is 2.74 V . Since current flowing through M1 and M2 are always identical, we have,


$$
\begin{equation*}
\frac{1}{2} k_{p}(w / l)_{M 1}\left(V_{D D}-V_{s w}-\left|V_{p p M 1}\right|\right)^{2}=\frac{1}{2} k_{p}(w / l)_{M 2}\left(V_{s w}-V_{n e g}-\left|V_{i p, M 2}\right|\right)^{2} \tag{18}
\end{equation*}
$$

here because $\mathrm{V}_{\text {SBM } 1}=0$,

$$
\begin{equation*}
V_{\mathrm{tp}, \mathrm{M} 1}=\mathrm{V}_{\mathrm{tp} 0}=0.8406 \mathrm{~V} \tag{19}
\end{equation*}
$$

at steady state, $\mathrm{V}_{\mathrm{SBM2}}=\mathrm{V}_{\mathrm{sw}}-\mathrm{V}_{\mathrm{DD}}=2.74-5=-2.26 \mathrm{~V}$,

$$
\begin{align*}
& V_{\text {tPM2 }}=V_{t p 0}+\gamma\left(\sqrt{\left|-2 \phi_{F}+V_{S B M 2}\right|}-\sqrt{\left|-2 \phi_{F}\right|}\right) \\
& =-0.8406-0.5768(\sqrt{|-2 \times 0.6-2.26|}-\sqrt{|-2 \times 0.6|}=-1.2817 \mathrm{~V} \tag{20}
\end{align*}
$$

From equation (18)

$$
\begin{equation*}
-V_{n e g}=\sqrt{\frac{(w / l)_{M 1}}{(w / l)_{M 2}}}\left(V_{D D}-V_{s w}-\left|V_{p M 1}\right|\right)+\left|V_{t p M 2}\right|-V_{S w} \tag{21}
\end{equation*}
$$

In this case,
$\mathrm{V}_{\mathrm{DD}}=5 \mathrm{~V}, \mathrm{~V}_{\mathrm{sw}}=2.74 \mathrm{~V}, \mathrm{~V}_{\mathrm{T}, \mathrm{M} 1}=0.8406 \mathrm{~V}$ and $\mathrm{V}_{\mathrm{T}, \mathrm{M} 2}=-1.2817 \mathrm{~V}$

Then

$$
\begin{equation*}
V_{\text {neg }}=-1.42 \sqrt{\frac{(w / l)_{M 1}}{(w / l)_{M 2}}}+1.46 \tag{22}
\end{equation*}
$$

A table again can be generated according to the above equation:

|  |  | Possible sizes |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Vneg $(\mathrm{V})$ | $(\mathrm{w} / \mathrm{l})_{\mathrm{M} 1} /(\mathrm{w} / \mathrm{l})_{\mathrm{M} 2}$ | $\mathrm{w}_{\mathrm{M} 1}(\mathrm{um})$ | $\mathrm{w}_{\mathrm{M} 2}(\mathrm{um})$ | $\mathrm{l}_{\mathrm{M} 1}=\mathrm{l}_{\mathrm{M} 2}(\mathrm{um})$ |
| -1 | 3.00 | 6 | 1.8 | 24 |
| -1.5 | 4.35 | 7.8 | 1.8 | 24 |
| -2 | 5.94 | 10.8 | 1.8 | 24 |
| -2.5 | 7.78 | 18.6 | 2.4 | 24 |
| -3 | 9.86 | 18 | 1.8 | 24 |
| -3.5 | 12.20 | 25.2 | 1.8 | 24 |

Table 5. Calculated Transistor Sizes of Two P Transistor Divider Circuit

Figure 22 is the simulated transient result for this two P-transistor divider circuit while the M1 and M2 sizes are set to generate a $\mathrm{V}_{\text {ncg }}$ of -3.5 V according to table 5. The first part of the graph illustrates the $\mathrm{V}_{\text {neg. }}$. As can be observed, it is very close to the calculated value. The second and third part of the graph are the ring oscillator power and output. Like the first feedback loop regulated circuit, the ring oscillator and its power behave similarly to turn the oscillator 'on' or 'off' while the $\mathrm{V}_{\text {neg }}$ is bouncing around -3.5 V .


Fugure 22. A simulated Voltage Output of Two P Transistor Divider Circuit

| M1 and M2 sizes |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| (w/ $)_{1 / 2} /(w /)_{M 2}$ | ${ }_{\text {w }}^{\text {mi }}$ (um) | $\mathrm{w}_{\text {M2 }}$ (um) |  | Calc'ed(V) | Simu'ed(V) | Error(\%)) |
| 3.00 | 6 | 1.8 | 24 | -1 | -1 | 0 |
| 4.35 | 7.8 | 1.8 | 24 | -1.5 | -1.45 | 3.3 |
| 5.94 | 10.8 | 1.8 | 24 | -2 | -1.95 | 2.5 |
| 7.78 | 18.6 | 2.4 | 24 | -2.5 | -2.5 | 0 |
| 9.86 | 18 | 1.8 | 24 | -3 | -2.9 | 3.3 |
| 12.20 | 25.2 | 1.8 | 24 | -3.5 | -3.4 | 3 |

Table 6. Comparison of Calculated and Simulated Results of Two P Transistor Divider Negative Voltage Generator

Table 6 is a comparison of calculated and simulated negative voltages. Similar to the CMOS divider circuit, the calculated and simulated results are close to within a few percentage points. The error source is mainly the round off of the transistor sizes.

So far we have shown that we can generate both regulated substrate bias with CMOS divider circuit, as well as the more negative voltage with Two P-Transistor divider circuit. The following will demonstrate the generation of current source utilizing the two circuits. Since the current is basically generated the same way as the free-run circuit in the last section, we can set the CMOS divider circuit to generate the substrate bias $\mathrm{V}_{\mathrm{Bb}}$ of -1.5 V and the Two P-transistor circuit to generate a more negative voltage $\mathrm{V}_{\text {neg }}$ of -3.5 V . Like generating the current source with the free run circuits, we can have a table similar to Table 1. Here the current source transistor is configured the same way with its body n-well grounded. The cathode voltage of the guard ring diode is about $-1.5 \mathrm{~V}-0.4 \mathrm{~V}=-1.9 \mathrm{~V}$. So we have: $\mathrm{V}_{\mathrm{SB}}=-1.9 \mathrm{~V}$.

From equation (6) we can calculated the $V_{t p}$ here as
$\mathrm{V}_{\mathrm{tp}}=1.2243 \mathrm{~V}$

And from equation (7), with $k_{p}=2.5454 \mathrm{E}-5, \quad \mathrm{~V}_{\mathrm{sg}}=-1.9-(-3.5)=1.6 \mathrm{~V}$, we can generate the following table for the current source transistor:

| $\mathrm{I}_{\text {bias }}(\mu \mathrm{A})$ | Possible Transistor Sizes $(\mu \mathrm{m})$ |  |
| :---: | :---: | :---: |
|  | w | 1 |
| 4 | 6.6 | 6 |
| 6 | 6.6 | 3 |
| 8 | 19.8 | 6 |
| 10 | 13.2 | 3 |
| 12 | 6.6 | 1.2 |
| 14 | 12 | 1.8 |
| 16 | 18.6 | 2.4 |
| 18 | 10.8 | 1.2 |
| 20 | 12 | 1.2 |
|  | 13.2 | 1.2 |

Table 7. Calculated Transistor Sizes for Current Source Using Feedback Loop Regulated Circuits

Simulations were performed and the results are very close to the calculated ones. Table 8 shows the comparison of calculated and simulated results. Comparing it to the results of the non-regulated circuit, we can see that this current source generator provides much better results. The current source generator using free run charge pump circuits has an over $50 \%$ difference between calculated and simulated results. The current source here is giving us a much more practical means to predict the outcome.

| Transistor Sizes $(\mu \mathrm{m})$ |  | Current $(\mu \mathrm{A})$ |  |  |
| :---: | :---: | :---: | :---: | :---: |
| $w$ | l | Calculated | Simulated |  |
| 6.6 | 6 | 2 | 2.1 | 5 |
| 6.6 | 3 | 4 | 4.1 | 2.5 |
| 19.8 | 6 | 6 | 6 | 0 |
| 13.2 | 3 | 8 | 8.1 | 1.25 |
| 6.6 | 1.2 | 10 | 10.2 | 2 |
| 12 | 1.8 | 12 | 12.5 | 2 |
| 18.6 | 2.4 | 14 | 13.8 | 1.4 |
| 10.8 | 1.2 | 16 | 15.5 | 3.1 |
| 12 | 1.2 | 18 | 18.5 | 2.8 |
| 13.3 | 1.2 | 20 | 20.2 | 1 |

Table 8. Comparison of Calculated and Simulated Results of Current Source Generator Using Feedback Loop Regulated Circuits.

Figure 23 is the simulated transient response of this current source generator when the current source transistor is set to generate $4 \mu \mathrm{~A}$. The first part of the graph shows the current generated which at steady state is a little over $4 \mu \mathrm{~A}$. The second part is the substrate bias generated with the CMOS divider circuit which is very close to the desired -1.5 V . The third graph illustrates the $\mathrm{V}_{\text {neg }}$ generated with the Two P-transistor divider circuit at about -3.5 V . The simulation used both $\mathrm{C}_{\text {sub }}$ for the substrate bias generator and the off-chip capacitor at the $\mathrm{V}_{\text {neg }}$ node of 100 pF . In reality both capacitors can be much larger; therefore the ripple can be further reduced.


Figure 23. A Simulated Current Generated with Feedback Loop Regulated Circuits.

## 5. CONCLUSION

This project focuses on the on-chip generation of negative voltages and current sources for guard ring diodes. Two different types of circuits are proposed and simulated for generating the negative voltages in CMOS technology.

The first approach is a non-regulated circuit where the output voltage is determined by VDD, load resistance, charge pump capacitance, and oscillating frequency. This voltage cannot be controlled and varies from chip to chip depending upon the substrate leakage current. To regulate this voltage, we used series diodes in parallel with the load. The load regulation is improved by doing so but the output voltage is limited to multiple diode drop voltage increments. This approach satisfies the need to negatively bias the substrate where the accuracy of this voltage is not critical, mostly in digital circuits. However, when it comes to generating current sources for guard ring diodes, this type of circuit becomes very inaccurate to provide desirable voltage references.

The second approach we experimented with employs a feedback loop mechanism to precisely determine the output voltage. Because the feedback parameter is the output voltage, the load current becomes irrelevant to the voltage output as long as the charge pump can sustain the current loss. In other words, the output voltage is well regulated over load. This stabilizes the negative voltage generator over process variation. Another nice thing about this circuit is that the voltage output can be programmable by having an array of voltage dividers. This should be very useful in testing the actual guard ring diode circuit.

The generation of current sources for guard ring diodes is based on the on-chip generation of the negative voltages. The fact that the anodes of the guard ring diodes are the substrates requires a more negative voltages at the cathode of the diodes in
order to forward bias them. We used the PMOS transistor current source in series with the guard ring diode. In this configuration, the accuracy of the voltages at the two ends becomes crucial. The square law I-V relationship of MOS transistor indicates that a small voltage change results in a much larger current. Of the two forms of negative voltage generators we experimented with, the feedback loop regulated circuits have obvious advantages over the unregulated circuits. The simulation results show that the former will generate a current accurate to within a few percents from the calculated value while the latter has over a $50 \%$ error.

This project has been conducted mostly to support thw work on 'Forward Biased Guard Ring Diodes for Suppression of Substrate Noise in Mixed-Mode CMOS Circuits'. Future work should include an automatic biasing current adjustment over various substrate noise spectra.

## BIBLIOGRAPHY

1. Neil H.E. Weste \& Kamran Eshraghian, Principles of CMOS VLSI Design. Prentice-Hall, 1994.
2. Lance A. Glasser \& Daniel W. Dobberpuhl, The Design and Analysis of VLSI Circuits. Prentice-Hall, 1980.
3. W. L. Martino et al., "An On-Chip Back Bias Generator for MOS Dynamic Memory," IEEE Solid State Circuits, Vol. SC-15, No. 5, October 1980.
4. Bernard L. Ficq, "Resonant Forward-Biased Guard Rings for Suppression of Substrate Noise in Mixed-Mode CMOS Circuits," Master's Thesis, Oregon State University, June 1994
5. Y. Puri, "Substrate Voltage Bounce in NMOS Self-Biased Substrate," IEEE Solid State Circuits, VOL. SC-13, NO. 4, August 1978.
6. Seung-Moon Yoo et al., "Variable VCC Design Techniques for BatteryOperated DRAMs," IEEE Solid State Circuits, VOL. 28, NO. 4, April 1993.
7. Hiroo Masuda, "Single $5-\mathrm{V}, 64 \mathrm{~K}$ RAM with Scaled-Down MOS Structure," IEEE Solid State Circuits, VOL. SC-15, NO. 4, August 1980.
8. Y. Tsukikawaet et al., "An Efficient Back-Bias Generator with hybrid Pumping Circuit for 1.5V DRAMs," in Symp. VLSI Circuit Dig. Tech. Papers, May 1993, p. 85.
9. Y. Tsukikawaet et al., "An Efficient Back-Bias Generator with hybrid Pumping Circuit for 1.5 V DRAMs," IEEE Solid State Circuits, VOL. 29, NO. 4, April 1994.
10. Phillip E. Allen \& Douglas R. Holberg, CMOS Analog Circuit Design. Prentice-Hall, 1993.
11. M. Asakura et al., "An experimental $256-\mathrm{Mb}$ DRAM with Boosted SenseGround Scheme," IEEE Solid-State Circuits, vol. 29, No. 11, November 1994.
12. Akira Umezawa et al., "A 5-V-Only Operation 0.6-uM Flash EEPROM with Row Decoder Scheme in Triple-Well Structure," IEEE Solid State Circuits, VOL. 27. NO. 11. November 1992.
13. David K. Su et al., "Experiment Results and Modeling Techniques for Substrate Noise in Mixed-Signal Integrated Circuits." IEEE Solid State Circuits, VOL. 28, NO. 4, April 1993.
14. Keiko Makie-Fukuda et al., "Measurement of Digital Noise in Mixed-Signal Integrated Circuits." IEEE Solid State Circuits. VOL. 30, NO. 2, February 1995.

APPENDIX

HSPICE SOURCE FILES
*FIGURE 8
*NEGATIVE VOLTAGE GENERATED WITHOUT FEEDBACK AND REGULATING DIODES
VDD VDD 0 DC 5V
M2 10008 RO_OUT $010018 \mathrm{NL=4.2U} \mathrm{W=1.8U} \mathrm{PD=9.6U} \mathrm{AD=5.4P} \mathrm{PS=9.6U} \mathrm{AS=5.4P}$ M4 1000910008010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M6 1001010009010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M8 1001110010010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M10 1001210011010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M12 1001310012010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M14 RO_OUT 10013010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P

M1 10008 RO_OUT VDD VDD P L=4.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS=16.2P M3 10009 10008 VDD VDD P L=4.2U W=5.4U $P D=16.8 U \quad$ AD=16.2P PS $=16.8 \mathrm{U}$ AS=16.2P M5 1001010009 VDD VDD P L=4.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS=16.2P M7 1001110010 VDD VDD P L=4.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS=16.2P M9 1001210011 VDD VDD P L=4.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS=16.2P M11 1001310012 VDD VDD P L=4.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS=16.2P M13 RO_OUT 10013 VDD VDD P $L=4.2 U \mathrm{~W}=5.4 \mathrm{U}$ PD=16.8U $A D=16.2 \mathrm{P} P S=16.8 \mathrm{U} \quad \mathrm{AS}=16.2 \mathrm{P}$

MD1 11000 RO_OUT VDD VDD P $L=1.2 \mathrm{U}$ W=5.4U PD=16.8U AD=16.2P PS=16.8U AS=16.2P MD3 VDRIVE 11000 VDD VDD P L=1.2U W=24U PD=54U AD=72P PS=54U AS=72P MD2 11000 RO_OUT $010018 \mathrm{~N} \mathrm{~L}=1.2 \mathrm{U}$ W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P MD4 VDRIVE $11000010018 \mathrm{~N} \mathrm{~L}=1.2 \mathrm{U} \mathrm{W}=8.4 \mathrm{U}$ PD=22.8U AD=25.2P PS=22.8U AS=25.2P

MCPUMP VPUMP VDRIVE VPUMP VBB N L=60U W=60U PD=126U AD=180P PS=126U $+\mathrm{AS}=180 \mathrm{P}$

```
DSUB VBB VPUMP DIODE
DGND VPUMP 0 DIODE
CSUB VBB 0 10P
RLOAD VBB 0500 K
.MODEL DIODE D [LEVEL \(=1 \mathrm{IS}=1.548 \mathrm{E}-12 \mathrm{RS}=7.5 \mathrm{TT}=20 \mathrm{~N} \mathrm{CJO}=0.03 \mathrm{P}\) ]
```

.IC $\mathrm{V}($ RO_OUT $)=5 \mathrm{~V}$
. $\mathrm{IC} \mathrm{V}(\mathrm{VBB})=-3.2 \mathrm{~V}$
.MODEL N NMOS LEVEL $=3$ PHI $=0.600000$ TOX $=2.6400 \mathrm{E}-08 \mathrm{XJ}=0.200000 \mathrm{U}$ TPG=1
$+\mathrm{VTO}=0.9573$ DELTA $=2.8320 \mathrm{E}+00 \mathrm{LD}=4.9090 \mathrm{E}-08 \mathrm{KP}=8.3843 \mathrm{E}-05$
$+\mathrm{UO}=641.0$ THETA $=9.4100 \mathrm{E}-02$ RSH $=6.8510 \mathrm{E}+01 \mathrm{GAMMA}=0.7792$

+ NSUB $=3.1290 \mathrm{E}+16 \mathrm{NFS}=1.98 \mathrm{E}+12$ VMAX $=1.7240 \mathrm{E}+05 \mathrm{ETA}=1.3650 \mathrm{E}-01$
+ KAPPA $=3.3040 \mathrm{E}-03 \mathrm{CGDO}=9.6315 \mathrm{E}-11 \mathrm{CGSO}=9.6315 \mathrm{E}-11$
$+\mathrm{CGBO}=2.2662 \mathrm{E}-10 \mathrm{CJ}=5.1113 \mathrm{E}-04 \mathrm{MJ}=0.4670 \mathrm{CJSW}=3.7279 \mathrm{E}-10$
+ MJSW $=0.286904 \mathrm{~PB}=0.800000$
* WEFF = WDRAWN - DELTA_W
* THE SUGGESTED DELTA_W IS $2.0000 \mathrm{E}-09$

[^0]*FIGURE 12
*NEGATIVE VOLTAGE GENERATED WITH 3 REGULATING DIODES IN SERIES

## VDD VDD 0 DC 5V

M2 10008 RO_OUT 010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M4 $1000910008010018 \mathrm{~N} L=4.2 \mathrm{U} \mathrm{W}=1.8 \mathrm{U}$ PD=9.6U AD=5.4P PS=9.6U AS=5.4P M6 1001010009010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M8 1001110010010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M10 1001210011010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS $=5.4 \mathrm{P}$ M12 $1001310012010018 \mathrm{~N} \quad \mathrm{~L}=4.2 \mathrm{U}$ W=1.8U PD=9.6U $\mathrm{AD}=5.4 \mathrm{P}$ PS=9.6U AS=5.4P M14 RO_OUT $10013010018 \mathrm{~N} L=4.2 \mathrm{U}$ W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P

M1 10008 RO_OUT VDD VDD P L=4.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS=16.2P M3 10009 10008 VDD VDD P L=4.2U W=5.4U PD=16.8U AD=16.2P PS =16.8U AS=16.2P M5 1001010009 VDD VDD $P L=4.2 U W=5.4 U \quad$ PD=16.8U $A D=16.2 P$ PS $=16.8 \mathrm{U}$ AS $=16.2 \mathrm{P}$ M7 1001110010 VDD VDD P L=4.2U $\mathrm{W}=5.4 \mathrm{U}$ PD=16.8U $\quad$ DD=16.2P PS=16.8U AS=16.2P M9 1001210011 VDD VDD $P L=4.2 U W=5.4 U \quad P D=16.8 U \quad$ AD=16.2P PS=16.8U AS $=16.2 \mathrm{P}$ M11 1001310012 VDD VDD P L=4.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS=16.2P M13 RO_OUT 10013 VDD VDD P $L=4.2 U \mathrm{~W}=5.4 \mathrm{U} \quad \mathrm{PD}=16.8 \mathrm{U} \quad \mathrm{AD}=16.2 \mathrm{P} P S=16.8 \mathrm{U} \quad \mathrm{AS}=16.2 \mathrm{P}$

MD1 11000 RO_OUT VDD VDD P $L=1.2 U \mathrm{~W}=5.4 \mathrm{U}$ PD=16.8U AD=16.2P PS=16.8U AS=16.2P MD3 VDRIVE 11000 VDD VDD P $L=1.2 \mathrm{U} W=24 U$ PD=54U AD=72P PS=54U AS $=72 \mathrm{P}$ MD2 11000 RO_OUT $010018 \mathrm{~N} \mathrm{~L}=1.2 \mathrm{U} \mathrm{W}=1.8 \mathrm{U}$ PD=9.6U AD=5.4P PS=9.6U AS=5.4P MD4 VDRIVE $11000010018 \mathrm{~N} L=1.2 \mathrm{U} \mathrm{W}=8.4 \mathrm{U} \quad \mathrm{PD}=22.8 \mathrm{U} \quad \mathrm{AD}=25.2 \mathrm{P} \quad \mathrm{PS}=22.8 \mathrm{U} \quad \mathrm{AS}=25.2 \mathrm{P}$

MCPUMP VPUMP VDRIVE VPUMP VBB N L=40U W=40U PD=86U AD $=120 \mathrm{P} P S=86 \mathrm{U}$ $+\mathrm{AS}=120 \mathrm{P}$

DSUB VBB VPUMP DIODE
DGND VPUMP 0 DIODE
D1 01 DIODE
D2 12 DIODE
D3 2 VBB DIODE
CSUB VBB 0 10P
RLOAD VBB 0500 K
.MODEL DIODE D [LEVEL=1 IS=1.548E-12 RS=7.5 TT=20N CJO=0.03P]
.IC V(RO_OUT)=5V
. $\mathrm{IC} \mathrm{V}(\mathrm{VBB})=-1.2 \mathrm{~V}$
.MODEL N NMOS LEVEL $=3$ PHI $=0.600000$ TOX $=2.6400 \mathrm{E}-08 \mathrm{XJ}=0.200000 \mathrm{U}$ TPG $=1$
$+\mathrm{VTO}=0.9573$ DELTA $=2.8320 \mathrm{E}+00 \mathrm{LD}=4.9090 \mathrm{E}-08 \mathrm{KP}=8.3843 \mathrm{E}-05$
$+\mathrm{UO}=641.0 \mathrm{THETA}=9.4100 \mathrm{E}-02 \mathrm{RSH}=6.8510 \mathrm{E}+01 \mathrm{GAMMA}=0.7792$
$+\mathrm{NSUB}=3.1290 \mathrm{E}+16 \mathrm{NFS}=1.98 \mathrm{E}+12 \mathrm{VMAX}=1.7240 \mathrm{E}+05 \mathrm{ETA}=1.3650 \mathrm{E}-01$

+ KAPPA $=3.3040 \mathrm{E}-03 \mathrm{CGDO}=9.6315 \mathrm{E}-11 \mathrm{CGSO}=9.6315 \mathrm{E}-11$
$+\mathrm{CGBO}=2.2662 \mathrm{E}-10 \mathrm{CJ}=5.1113 \mathrm{E}-04 \mathrm{MJ}=0.4670 \mathrm{CJSW}=3.7279 \mathrm{E}-10$
+ MJSW $=0.286904 \mathrm{~PB}=0.800000$
* WEFF = WDRAWN - DELTA_W
* THE SUGGESTED DELTA_W IS $2.0000 \mathrm{E}-09$
.MODEL P PMOS LEVEL $=3$ PHI $=0.600000$ TOX $=2.6400 \mathrm{E}-08 \mathrm{XJ}=0.200000 \mathrm{U}$ TPG $=-1$
$+\mathrm{VTO}=-0.8406$ DELTA $=2.9950 \mathrm{E}-01 \mathrm{LD}=1.2370 \mathrm{E}-09 \mathrm{KP}=2.5454 \mathrm{E}-05$
$+\mathrm{UO}=194.6$ THETA $=7.6950 \mathrm{E}-02 \mathrm{RSH}=3.1440 \mathrm{E}+02 \mathrm{GAMMA}=0.5768$
$+\mathrm{NSUB}=1.7150 \mathrm{E}+16 \mathrm{NFS}=3.46 \mathrm{E}+12 \mathrm{VMAX}=1.0930 \mathrm{E}+05 \mathrm{ETA}=3.0470 \mathrm{E}-02$
$+\mathrm{KAPPA}=4.4120 \mathrm{E}+00 \mathrm{CGDO}=2.4270 \mathrm{E}-12 \mathrm{CGSO}=2.4270 \mathrm{E}-12$
$+\mathrm{CGBO}=2.7364 \mathrm{E}-10 \mathrm{CJ}=3.8950 \mathrm{E}-04 \mathrm{MJ}=0.4794 \mathrm{CJSW}=3.8646 \mathrm{E}-10$
+ MJSW $=0.358053 \mathrm{~PB}=0.850000$
* WEFF = WDRAWN - DELTA_W
* THE SUGGESTED DELTA_W IS $1.5850 \mathrm{E}-07$
.OPTION POST
.TRAN 100N 20U
.END
*FIGURE 16
*CURRENT SOURCE GENERATOR USING BASIC PUMPING CIRCUIT
* 
* 

VCC VCC 0 DC 5V
M2 10008 RO_OUT 010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M4 1000910008010018 N L=4.2U W=1.8U PD $=9.6 \mathrm{U} \quad \mathrm{AD}=5.4 \mathrm{P}$ PS $=9.6 \mathrm{U}$ AS $=5.4 \mathrm{P}$
M6 1001010009010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS $=5.4 \mathrm{P}$
M8 1001110010010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M10 1001210011010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M12 1001310012010018 N L=4.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS $=5.4 \mathrm{P}$ M14 RO_OUT $10013010018 \mathrm{~N} L=4.2 \mathrm{U} \mathrm{W}=1.8 \mathrm{U} \quad \mathrm{PD}=9.6 \mathrm{U} \quad \mathrm{AD}=5.4 \mathrm{P}$ PS=9.6U AS=5.4P

M1 10008 RO_OUT VCC VCC P L $=4.2 \mathrm{U} \mathrm{W}=5.4 \mathrm{U}$ PD=16.8U AD=16.2P PS=16.8U AS=16.2P M3 1000910008 VCC VCC P L=4.2U W=5.4U PD=16.8U AD=16.2P PS $=16.8 \mathrm{U}$ AS $=16.2 \mathrm{P}$ M5 1001010009 VCC VCC P L=4.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS $=16.2 \mathrm{P}$ M7 1001110010 VCC VCC P L=4.2U W=5.4U $P D=16.8 \mathrm{U} \quad \mathrm{AD}=16.2 \mathrm{P}$ PS=16.8U AS=16.2P M9 1001210011 VCC VCC P L=4.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS=16.2P M11 1001310012 VCC VCC P L=4.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS=16.2P M13 RO_OUT 10013 VCC VCC P $L=4.2 U \mathrm{~W}=5.4 \mathrm{U}$ PD=16.8U AD=16.2P PS=16.8U AS=16.2P

MD1 11000 RO_OUT VCC VCC P L=1.2U W=5.4U PD $=16.8 \mathrm{U}$ AD=16.2P PS=16.8U AS=16.2P MD3 VDRIVE 11000 VCC VCC $P$ L=1.2U W=48U PD $=54 U \quad \mathrm{AD}=72 \mathrm{P}$ PS $=54 \mathrm{U}$ AS $=72 \mathrm{P}$ MD2 11000 RO_OUT $010018 \mathrm{~N} L=1.2 \mathrm{U} \mathrm{W}=1.8 \mathrm{U}$ PD=9.6U AD=5.4P PS=9.6U AS=5.4P MD4 VDRIVE $11000010018 \mathrm{NL}=1.2 \mathrm{U} \mathrm{W}=16 \mathrm{U}$ PD=22.8U AD=25.2P PS=22.8U AS=25.2P

MCPUMP VDRIVE VPUMP VDRIVE VCC $P$ L=60U W=60U PD=240U AD=3600P PS=240U + AS=3600P
MCPUMPNEG VDRIVE VPUMPNEG VDRIVE VCC P L=60U W=60U PD $=240 \mathrm{U}$ AD=3600P $+\mathrm{PS}=240 \mathrm{U}$ AS $=3600 \mathrm{P}$

RLOADNEG VNEG 0 500K
RLOAD VBB 0500 K
DSUB VBB VPUMP DIODE
DGND VPUMP 0 DIODE
DNEG1 VNEG VPUMPNEG DIODE
DNEG2 VPUMPNEG 0 DIODE
DGR VBB DGR_CATH DIODE
MCUR VNEG VNEG DGR_CATH 0 P W=1.8U L=6U PD=9.6U AD=5.4P PS=9.6U AS=5.4P

D1 01 DIODE
D2 12 DIODE
D3 2 VBB DIODE

CSUB VBB 0 100P
CNEG VNEG 0 100P
.MODEL DIODE D [LEVEL=1 IS $=1.548 \mathrm{E}-12 \mathrm{RS}=7.5 \mathrm{TT}=20 \mathrm{~N}$ CJO $=0.03 \mathrm{P}$ ]
.IC V(RO_OUT)=5V
.IC V(VBB) $=-1.2 \mathrm{~V}$
.IC V(VNEG) $=-3 \mathrm{~V}$
.IC $\mathrm{I}(\mathrm{DGR})=4 \mathrm{U}$
.MODEL N NMOS LEVEL $=3$ PHI=0.600000 TOX=2.6400E-08 XJ=0.200000U TPG=1
$+\mathrm{VTO}=0.9573$ DELTA $=2.8320 \mathrm{E}+00 \mathrm{LD}=4.9090 \mathrm{E}-08 \mathrm{KP}=8.3843 \mathrm{E}-05$
$+\mathrm{UO}=641.0 \mathrm{THETA}=9.4100 \mathrm{E}-02 \mathrm{RSH}=6.8510 \mathrm{E}+01 \mathrm{GAMMA}=0.7792$
$+\mathrm{NSUB}=3.1290 \mathrm{E}+16 \mathrm{NFS}=1.98 \mathrm{E}+12 \mathrm{VMAX}=1.7240 \mathrm{E}+05 \mathrm{ETA}=1.3650 \mathrm{E}-01$

+ KAPPA $=3.3040 \mathrm{E}-03 \mathrm{CGDO}=9.6315 \mathrm{E}-11 \mathrm{CGSO}=9.6315 \mathrm{E}-11$
$+\mathrm{CGBO}=2.2662 \mathrm{E}-10 \mathrm{CJ}=5.1113 \mathrm{E}-04 \mathrm{MJ}=0.4670 \mathrm{CJSW}=3.7279 \mathrm{E}-10$
+ MJSW $=0.286904 \mathrm{~PB}=0.800000$
* WEFF = WDRAWN - DELTA_W
* THE SUGGESTED DELTA_W IS 2.0000E-09
.MODEL P PMOS LEVEL $=3$ PHI $=0.600000$ TOX $=2.6400 \mathrm{E}-08 \mathrm{XJ}=0.200000 \mathrm{U}$ TPG $=-1$
$+\mathrm{VTO}=-0.8406 \mathrm{DELTA}=2.9950 \mathrm{E}-01 \mathrm{LD}=1.2370 \mathrm{E}-09 \mathrm{KP}=2.5454 \mathrm{E}-05$
$+\mathrm{UO}=194.6$ THETA $=7.6950 \mathrm{E}-02 \mathrm{RSH}=3.1440 \mathrm{E}+02 \mathrm{GAMMA}=0.5768$
+ NSUB $=1.7150 \mathrm{E}+16 \mathrm{NFS}=3.46 \mathrm{E}+12 \mathrm{VMAX}=1.0930 \mathrm{E}+05 \mathrm{ETA}=3.0470 \mathrm{E}-02$
+ KAPPA $=4.4120 \mathrm{E}+00 \mathrm{CGDO}=2.4270 \mathrm{E}-12 \mathrm{CGSO}=2.4270 \mathrm{E}-12$
$+\mathrm{CGBO}=2.7364 \mathrm{E}-10 \mathrm{CJ}=3.8950 \mathrm{E}-04 \mathrm{MJ}=0.4794 \mathrm{CJSW}=3.8646 \mathrm{E}-10$
+ MJSW $=0.358053 \mathrm{~PB}=0.850000$
* WEFF = WDRAWN - DELTA_W
* THE SUGGESTED DELTA_W IS 1.5850E-07
.OPTION POST
.PLOT I(DGR)
.TRAN 200 N 20 U
.END*
*FIGURE 19
* 
* PROJECT NEG_BIAS
* POWERVIEW WIRELIST CREATED WITH VERSION 5.2
* INIFILE : WSPICE.INI
* OPTIONS : -M -F -N -GCMOS_MODEL
* 
* CONFIG FILE: /U3/APPS/PV/STANDARD/WSPICE.CFG
* 
* LEVELS :
* 

.MODEL N NMOS LEVEL $=3$ PHI $=0.600000$ TOX $=2.6400 \mathrm{E}-08 \mathrm{XJ}=0.200000 \mathrm{U}$ TPG $=1$
$+\mathrm{VTO}=0.9573$ DELTA $=2.8320 \mathrm{E}+00 \mathrm{LD}=4.9090 \mathrm{E}-08 \mathrm{KP}=8.3843 \mathrm{E}-05$
$+\mathrm{UO}=641.0 \mathrm{THETA}=9.4100 \mathrm{E}-02 \mathrm{RSH}=0.8510 \mathrm{E}+01 \mathrm{GAMMA}=0.7792$
$+\mathrm{NSUB}=3.1290 \mathrm{E}+16 \mathrm{NFS}=1.98 \mathrm{E}+12 \mathrm{VMAX}=1.7240 \mathrm{E}+05 \mathrm{ETA}=1.3650 \mathrm{E}-01$

+ KAPPA $=3.3040 \mathrm{E}-03$ CGDO $=9.6315 \mathrm{E}-11 \mathrm{CGSO}=9.6315 \mathrm{E}-11$
$+\mathrm{CGBO}=2.2662 \mathrm{E}-10 \mathrm{CJ}=5.1113 \mathrm{E}-04 \mathrm{MJ}=0.4670 \mathrm{CJSW}=3.7279 \mathrm{E}-10$
+ MJSW $=0.286904 \mathrm{~PB}=0.800000$
* WEFF = WDRAWN - DELTA_W
* THE SUGGESTED DELTA_W IS $2.0000 \mathrm{E}-09$
.MODEL P PMOS LEVEL $=3$ PHI= 0.600000 TOX $=2.6400 \mathrm{E}-08 \mathrm{XJ}=0.200000 \mathrm{U}$ TPG=- 1
$+\mathrm{VTO}=-0.8406$ DELTA $=2.9950 \mathrm{E}-01 \mathrm{LD}=1.2370 \mathrm{E}-09 \mathrm{KP}=2.5454 \mathrm{E}-05$
$+\mathrm{UO}=194.6$ THETA $=7.6950 \mathrm{E}-02 \mathrm{RSH}=3.1440 \mathrm{E}+02 \mathrm{GAMMA}=0.5768$
$+\mathrm{NSUB}=1.7150 \mathrm{E}+16 \mathrm{NFS}=3.46 \mathrm{E}+12 \mathrm{VMAX}=1.0930 \mathrm{E}+05 \mathrm{ETA}=3.0470 \mathrm{E}-02$
$+\mathrm{KAPPA}=4.4120 \mathrm{E}+00 \mathrm{CGDO}=2.4270 \mathrm{E}-12 \mathrm{CGSO}=2.4270 \mathrm{E}-12$
$+\mathrm{CGBO}=2.7364 \mathrm{E}-10 \mathrm{CJ}=3.8950 \mathrm{E}-04 \mathrm{MJ}=0.4794 \mathrm{CJSW}=3.8646 \mathrm{E}-10$
+ MJSW $=0.358053$ PB= $=0.850000$
* WEFF = WDRAWN - DELTA_W
* THE SUGGESTED DELTA_W IS $1.5850 \mathrm{E}-07$
.MODEL DIODE D [LEVEL=1 IS =1.548E-12 RS=7.5 TT=20N CJO=0.03P VB=-60]

MPULLUP N1N137 N1N137 VDD VDD P L=24U W=6U PD=18U AD=18P PS=18U AS=18P MNTHRS NIN137 0 VBB VBB N L=24U W=12.6U PD=31.2U AD=37.8P PS=31.2U AS=37.8P M11117 N1N135 N1N137 VDD VDD P L=1.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS=16.2P MNTRSH N1N135 N1N137 0 VBB N L=1.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M1I119 NIN133 NIN135 VDD VDD P L=1.2U W=16.2U PD=38.4U AD=48.6P PS $=38.4 \mathrm{U}$ AS $=48.6 \mathrm{P}$
M1I120 N1N133 N1N135 0 VBB N L=1.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS=16.2P MII121 N1N131 NIN133 VDD VDD P L=1.2U W=48.6U PD=103.2U AD=145.8P PS=103.2U $+\mathrm{AS}=145.8 \mathrm{P}$
M11122 N1N131 N1N133 0 VBB N $L=1.2 U \mathrm{~W}=16.2 \mathrm{U} \quad \mathrm{PD}=38.4 \mathrm{U} \quad \mathrm{AD}=48.6 \mathrm{P}$ PS $=38.4 \mathrm{U} \quad \mathrm{AS}=48.6 \mathrm{P}$ M1I123 ROPWR N1N131 VDD VDD P L=1.2U W=97.2U PD $=200 \mathrm{U}$ AD=300P PS $=200 \mathrm{U}$ AS $=300 \mathrm{P}$ MlI 124 ROPWR N1N131 0 VBB N $L=1.2 U W=32.4 U$ PD=72U AD=99P PS=72U AS $=99 \mathrm{P}$ M1I159 NIN160 NIN164 VDD VDD P L=1.2U W=21.6U PD=49.2U AD=64.8P PS=49.2U $\mathrm{AS}=64.8 \mathrm{P}$
M1I161 NINI64 ROOUT 0 VBB N $L=1.2 U \mathrm{~W}=1.8 \mathrm{U}$ PD=9.6U AD=5.4P PS=9.6U AS=5.4P
MII162 N1N164 ROOUT VDD VDD P L=1.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS=16.2P M11163 N1N160 N1N164 0 VBB N L=1.2U W=7.2U PD=20.4U AD=21.6P PS=20.4U AS=21.6P MPUMP N1N160 N1N174 NIN160 VDD P $L=60 U W=60 U$ PD=126U AD=180P PS $=126 \mathrm{U}$ AS $=180 \mathrm{P}$

D1I176 VBB N1N174 DIODE D1I177 N1N174 0 DIODE Cl VBB 0 10P

M1I10 N1N14 ROOUT 0 VBB N L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1111 N1N14 ROOUT ROPWR VDD P $L=4.8 U \mathrm{~W}=2.4 \mathrm{U}$ PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1I68 N1N70 N1N14 0 VBB N L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1I69 N1N70 N1N14 ROPWR VDD P L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1I74 N1N76 N1N70 0 VBB N L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1I75 N1N76 N1N70 ROPWR VDD P L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1I80 N1N87 N1N76 0 VBB N L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1I81 N1N87 N1N76 ROPWR VDD P L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1188 N1N92 N1N87 ROPWR VDD P L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1I89 N1N92 N1N87 0 VBB N L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1I94 N1N93 N1N92 ROPWR VDD P L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1195 N1N93 N1N92 0 VBB N L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1196 ROOUT N1N93 0 VBB N L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1I97 ROOUT N1N93 ROPWR VDD P L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P

VDD VDD 05 V
.OPTION POST
.TRAN 1NS 5US .PLOT I(MNTHRS)
.END

## *FIGURE 22

* 
* PROJECT NEG_BIAS
* POWERVIEW WIRELIST CREATED WITH VERSION 5.2
* INIFILE : WSPICE.INI
* OPTIONS : -M -F -N -GCMOS_MODEL
* 
* CONFIG FILE: /U3/APPS/PV/STANDARD/WSPICE.CFG
* 
* LEVELS :
* 

.MODEL N NMOS LEVEL $=3$ PHI=0.600000 TOX $=2.6400 \mathrm{E}-08 \mathrm{XJ}=0.200000 \mathrm{U}$ TPG=1
$+\mathrm{VTO}=0.9573 \mathrm{DELTA}=2.8320 \mathrm{E}+00 \mathrm{LD}=4.9090 \mathrm{E}-08 \mathrm{KP}=8.3843 \mathrm{E}-05$
$+\mathrm{UO}=641.0$ THETA $=9.4100 \mathrm{E}-02 \mathrm{RSH}=6.8510 \mathrm{E}+01 \mathrm{GAMMA}=0.7792$
$+\mathrm{NSUB}=3.1290 \mathrm{E}+16 \mathrm{NFS}=1.98 \mathrm{E}+12 \mathrm{VMAX}=1.7240 \mathrm{E}+05 \mathrm{ETA}=1.3650 \mathrm{E}-01$
$+\mathrm{KAPPA}=3.3040 \mathrm{E}-03 \mathrm{CGDO}=9.6315 \mathrm{E}-11 \mathrm{CGSO}=9.6315 \mathrm{E}-11$
$+\mathrm{CGBO}=2.2662 \mathrm{E}-10 \mathrm{CJ}=5.1113 \mathrm{E}-04 \mathrm{MJ}=0.4670 \mathrm{CJSW}=3.7279 \mathrm{E}-10$
$+\mathrm{MJSW}=0.286904 \mathrm{~PB}=0.800000$

* WEFF = WDRAWN - DELTA_W
* THE SUGGESTED DELTA_W IS 2.0000E-09
.MODEL P PMOS LEVEL $=3$ PHI $=0.600000$ TOX $=2.6400 E-08 X J=0.200000 \mathrm{U}$ TPG $=-1$
$+\mathrm{VTO}=-0.8406 \mathrm{DELTA}=2.9950 \mathrm{E}-01 \mathrm{LD}=1.2370 \mathrm{E}-09 \mathrm{KP}=2.5454 \mathrm{E}-05$
$+\mathrm{UO}=194.6 \mathrm{THETA}=7.6950 \mathrm{E}-02 \mathrm{RSH}=3.1440 \mathrm{E}+02 \mathrm{GAMMA}=0.5768$
$+\mathrm{NSUB}=1.7150 \mathrm{E}+16 \mathrm{NFS}=3.46 \mathrm{E}+12 \mathrm{VMAX}=1.0930 \mathrm{E}+05 \mathrm{ETA}=3.0470 \mathrm{E}-02$
$+\mathrm{KAPPA}=4.4120 \mathrm{E}+00 \mathrm{CGDO}=2.4270 \mathrm{E}-12 \mathrm{CGSO}=2.4270 \mathrm{E}-12$
$+\mathrm{CGBO}=2.7364 \mathrm{E}-10 \mathrm{CJ}=3.8950 \mathrm{E}-04 \mathrm{MJ}=0.4794 \mathrm{CJSW}=3.8646 \mathrm{E}-10$
$+\mathrm{MJSW}=0.358053 \mathrm{~PB}=0.850000$
* WEFF = WDRAWN - DELTA_W
* THE SUGGESTED DELTA_W IS 1.5850E-07

MODEL DIODE D [LEVEL=1 $\mathrm{IS}=1.548 \mathrm{E}-12 \mathrm{RS}=7.5 \mathrm{TT}=20 \mathrm{~N} \mathrm{CJO}=0.03 \mathrm{P}$ VB=-60]

MPULLUP N1N137 N1N137 VDD VDD P L=24U W=25.2U PD=56.4U AD=75.6P PS=56.4U AS=75.6P
MNTHRS VNEG VNEG NIN137 VDD P $L=24 \mathrm{U} \mathrm{W}=1.8 \mathrm{U}$ PD=9.6U AD=5.4P PS=9.6U AS=5.4P M1I117 N1N135 N1N137 VDD VDD P L=1.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS=16.2P MNTRSH N1N135 N1N137 0 VBB N L $=1.2 \mathrm{U} \mathrm{W}=1.8 \mathrm{U}$ PD=9.6U AD=5.4P PS=9.6U AS=5.4P M1I119 N1N133 N1N135 VDD VDD P $L=1.2 \mathrm{U} \mathrm{W}=16.2 \mathrm{U}$ PD $=38.4 \mathrm{U} \quad \mathrm{AD}=48.6 \mathrm{P} P S=38.4 \mathrm{U}$ $\mathrm{AS}=48.6 \mathrm{P}$
M11120 NIN133 N1N135 0 VBB N L=1.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS $=16.2 \mathrm{P}$ M1I121 N1N131 N1N133 VDD VDD P L=1.2U W=48.6U PD=103.2U AD=145.8P PS=103.2U $+\mathrm{AS}=145.8 \mathrm{P}$
M1I122 N1N131 N1N133 0 VBB N L=1.2U W=16.2U PD=38.4U AD=48.6P PS=38.4U AS=48.6P M1I123 ROPWR N1N131 VDD VDD P L=1.2U W=97.2U PD=200U AD=300P PS=200U AS=300P M1I124 ROPWR N1N131 0 VBB N L=1.2U W=32.4U PD=72U AD=99P PS=72U AS=99P MlI159 NlN160 N1N164 VDD VDD P L=1.2U W=21.6U PD=49.2U AD=64.8P PS=49.2U $\mathrm{AS}=64.8 \mathrm{P}$
M1I161 N1N164 ROOUT 0 VBB N L=1.2U W=1.8U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M11162 NIN164 ROOUT VDD VDD P L=1.2U W=5.4U PD=16.8U AD=16.2P PS=16.8U AS $=16.2 \mathrm{P}$ M1I163 NIN160 N1N164 0 VBB N L=1.2U W=7.2U PD=20.4U AD=21.6P PS=20.4U AS $=21.6 \mathrm{P}$

MPUMP N1N160 N1N174 N1N160 VDD P L=60U W=60U PD=126U AD=180P PS=126U AS=180P
D1I176 VBB N1N174 DIODE
D1I177 NIN174 0 DIODE
Cl VBB 0 10P
M1I10 N1N14 ROOUT 0 VBB N L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1111 N1N14 ROOUT ROPWR VDD P L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1168 N1N70 N1N14 0 VBB N L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1169 N1N70 N1N14 ROPWR VDD P L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1174 N1N76 N1N70 0 VBB N L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1175 N1N76 N1N70 ROPWR VDD P L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1180 N1N87 N1N76 0 VBB N L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1181 N1N87 N1N76 ROPWR VDD P L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1188 N1N92 N1N87 ROPWR VDD P L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1189 N1N92 N1N870 VBB N L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1194 N1N93 N1N92 ROPWR VDD P L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1195 N1N93 N1N92 0 VBB N L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1196 ROOUT N1N93 0 VBB N L=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P M1197 ROOUT N1N93 ROPWR VDD PL=4.8U W=2.4U PD=10.8U AD=7.2P PS=10.8U AS=7.2P

VDD VDD 0 5V
.OPTION POST
.TRAN 1NS 5US
.PLOT I(MNTHRS)
.END
*FIGURE 23
*CURRENT_FB.SP

MPULLUP N1N3 N1N3 VDD VDD P W=6U L=24U PD=18U AD=18P PS=18U AS=18P
CSUB VBB 0 10P
RLOAD1 0 VBB 1000 K
D2 N1N162 0 DIODE
D1 VNEG N1N162 DIODE
RLOAD2 0 VNEG 1000K
C2 VNEG 0 10P
MPUMP1 N1N161 NIN162 NIN161 VDD P W=60U L=60U PD=126U AD=180P PS=120U AS $=180 \mathrm{P}$

MD14 N1N161 N1N159 0 VBB N W=8.4U L=1.2U PD=22.8U AD=25.2P PS=22.8U AS=25.2P
MD13 N1N161 N1N159 VDD VDD P W=25.2U L=1.2U PD=56.4U AD=75.6P PS=56.4U AS=75.6P
MD12 N1N159 N1N157 0 VBB N $W=1.8 \mathrm{U} L=1.2 \mathrm{U}$ PD=9.6U AD=5.4P PS=9.6U AS=5.4P MD11 N1N159 N1N157 VDD VDD P W=5.4U L=1.2U PD=16.8U AD=16.2P PS=16.8U AS=16.2P

MR34 N1N157 N1N158 0 VBB N $W=1.8 \mathrm{U}$ L=9.6U PD=9.6U AD=5.4P PS=9.6U AS=5.4P MR33 N1N157 N1N158 N1N160 VDD P W=5.4U $L=9.6 U$ PD=16.8U AD=16.2P PS $=16.8 \mathrm{U}$ AS=16.2

## P

MR32 N1N158 N1N156 0 VBB N W=1.8U L=9.6U PD=9.6U AD=5.4P PS=9.6U AS=5.4P
MR31 N1N158 N1N156 N1N160 VDD P W=5.4U $L=9.6 U \quad$ PD $=16.8 \mathrm{U} \quad$ AD $=16.2 \mathrm{P} \quad \mathrm{PS}=16.8 \mathrm{U} \quad \mathrm{AS}=16.2$

## P

MR30 N1N156 N1N152 0 VBB N W=1.8U L=9.6U PD=9.6U AD=5.4P PS=9.6U AS=5.4P
MR29 N1N156 N1N152 N1N160 VDD P W=5.4U $L=9.6 U \quad$ PD $=16.8 \mathrm{U} \quad$ AD $=16.2 \mathrm{P}$ PS $=16.8 \mathrm{U}$ AS=16.2 P

MR28 NIN152 N1N151 0 VBB N W=1.8U L=9.6U PD=9.6U AD=5.4P PS=9.6U AS $=5.4 \mathrm{P}$
MR26 N1N151 N1N153 0 VBB N W=1.8U $\mathrm{L}=9.6 \mathrm{U}$ PD=9.6U $\mathrm{AD}=5.4 \mathrm{P}$ PS=9.6U AS $=5.4 \mathrm{P}$ MR27 N1N152 N1N151 N1N160 VDD P W=1.8U L=1.2U PD=16.8U AD=16.2P PS=16.8U AS=16.2 P
MR24 N1N153 N1N155 0 VBB N W=1.8U L=9.6U PD=9.6U AD=5.4P PS=9.6U AS=5.4P MR25 N1N151 N1N153 N1N160 VDD P W=1.8U L=1.2U PD=16.8U AD=16.2P PS=16.8U AS=16.2 P
MR23 NiN153 N1N155 N1N160 VDD P W=1.8U L=1.2U PD=16.8U AD=16.2P PS=16.8U AS=16.2 P
MR22 N1N155 N1N157 0 VBB N W=1.8U L=9.6U PD=9.6U AD=5.4P PS=9.6U AS=5.4P MR21 N1N155 N1N157 N1N160 VDD P W=1.8U L=1.2U PD=16.8U AD=16.2P PS=16.8U AS=16.2 P

M18 N1N160 N1N150 0 VBB N W=30U L=9.6U PD=66U AD=90P PS=66U AS=90P M17 N1N160 N1N150 VDD VDD P W=90U L=1.2U PD=186U AD=270P PS=186U AS $=270 \mathrm{P}$ M16 N1N150 N1N149 0 VBB N W=10.8U $L=1.2 U$ PD=27.6U AD=32.4P PS=27.6U AS=32.4P M15 N1N150 N1N149 VDD VDD P W=36U L=1.2U PD=78U AD=108P PS=78U AS=108P M14 N1N149 N1N148 0 VBB N W=5.4U L=1.2U PD=16.8U AD=16.2P PS=16.8U AS=16.2P M13 N1N149 N1N148 VDD VDD P W=16.2U L=1.2U PD=38.4U AD=48.6P PS=38.4U AS=48.6P M12 N1N148 N1N1470 VBB N W=1.8U L=1.2U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M11 NIN148 N1N147 VDD VDD P W=5.4U L=1.2U PD=16.8U AD=16.2P PS=16.8U AS=16.2P

MPULLDOWN1 VNEG VNEG N1N147 VDD P W $=1.8 \mathrm{U}$ L=24U PD=9.6U AD=5.4P PS=9.6U $+\mathrm{AS}=5.4 \mathrm{P}$

MPULLUP1 N1N147 N1N147 VDD VDD P W=24U L=24U PD=54U AD=72P PS=48U AS=72P
DGR VBB NIN166 DIODE
MCS VNEG VNEG N1N166 0 P W=6.6U L=3U PD=19.2U AD=19.8P PS=19.2U AS=19.8P
MPULLDOWN NIN3 0 VBB VBB N W=12.6U L=24U PD=31.2U AD=37.8P PS=31.2U AS=37.8P
M1 N1N10 N1N3 VDD VDD P W=5.4U L=1.2U PD=16.8U AD=16.2P PS=16.8U AS=16.2P
M2 N1N10 N1N3 0 VBB N W=1.8U L=1.2U PD=9.6U AD=5.4P PS=9.6U AS=5.4P M3 N1N18 N1N10 VDD VDD P W=16.2U L=9.6U PD=39.6U AD=48.6P PS=39.6U AS=48.6P M4 N1N18 N1N10 0 VBB N W=5.4U $\mathrm{L}=1.2 \mathrm{U} \quad \mathrm{PD}=16.8 \mathrm{U} \quad \mathrm{AD}=16.2 \mathrm{P}$ PS=16.8U AS=16.2P M5 N1N24 N1N18 VDD VDD P W=36U L=1.2U PD=78U AD=108P PS=72U AS=108P M6 N1N24 N1N18 0 VBB N W=10.8U L=1.2U PD=27.6U AD=32.4P PS=27.6U AS=32.4P M8 N1N31 N1N24 0 VBB N W=30U L=1.2U PD=66U AD=90P PS=66U AS=90P M7 N1N31 N1N24 VDD VDD P W=90U L=1.2U PD=186U AD=270P PS=186U AS=270P

MR1 N1N36 N1N67 N1N31 VDD P W=5.4U L=9.6U PD=16.8U AD=16.2P PS=16.8U AS=16.2P MR2 N1N36 NIN670 VBB N W=1.8U L=9.6U PD=9.6U AD=5.4P PS=9.6U AS=5.4P MR4 N1N43 N1N36 0 VBB N W=1.8U L=9.6U PD=9.6U AD=5.4P PS=9.6U AS=5.4P MR3 N1N43 N1N36 N1N31 VDD P W=5.4U L=9.6U PD=16.8U AD=16.2P PS=16.8U AS=16.2P MR7 NiN48 N1N49 N1N31 VDD P W=5.4U L=9.6U PD=16.8U AD=16.2P PS=16.8U AS=16.2P MR8 N1N48 N1N49 0 VBB N W=1.8U L=9.6U PD=9.6U AD=5.4P PS=9.6U AS=5.4P MR6 N1N49 N1N43 0 VBB N W=1.8U L=9.6U PD=9.6U AD=5.4P PS=9.6U AS=5.4P MR5 N1N49 N1N43 N1N31 VDD P W=5.4U L=9.6U PD=16.8U AD=16.2P PS=16.8U AS=16.2P MR11 N1N60 N1N61 N1N31 VDD P W=5.4U L=9.6U PD=16.8U AD=16.2P PS=16.8U AS=16.2P MR12 N1N60 N1N61 0 VBB N W=1.8U L=9.6U PD=9.6U AD=5.4P PS=9.6U AS=5.4P MR14 N1N67 N1N60 0 VBB N W=1.8U L=9.6U PD=9.6U AD=5.4P PS=9.6U AS $=5.4 \mathrm{P}$ MR13 N1N67 N1N60 N1N31 VDD P W=5.4U $L=9.6 U P D=16.8 U \quad A D=16.2 P ~ P S=16.8 U \quad A S=16.2 P$ MR9 N1N61 N1N48 NlN31 VDD P $W=5.4 \mathrm{U} \quad \mathrm{L}=9.6 \mathrm{U}$ PD=16.8U $\mathrm{AD}=16.2 \mathrm{P}$ PS $=16.8 \mathrm{U}$ AS $=16.2 \mathrm{P}$ MR10 N1N61 N1N48 0 VBB N W=1.8U L=9.6U PD=9.6U $\quad \mathrm{AD}=5.4 \mathrm{P} \quad \mathrm{PS}=9.6 \mathrm{U} \quad \mathrm{AS}=5.4 \mathrm{P}$

MD3 N1N78 N1N79 VDD VDD P W=25.2U L=1.2U PD=56.4U AD=75.6P PS=56.4U AS=75.6P MD4 N1N78 N1N79 0 VBB N W=8.4U L=1.2U PD=22.8U AD=25.2P PS=22.8U AS $=25.2 \mathrm{P}$ MD2 N1N79 N1N670 VBB N W=1.8U L=1.2U PD=9.6U AD=5.4P PS=9.6U AS=5.4P MD1 N1N79 N1N67 VDD VDD P $W=5.4 \mathrm{U} L=1.2 \mathrm{U}$ PD=10.8U AD=7.2P PS=10.8U AS=7.2P

MPUMP N1N78 N1N97 N1N78 VDD P W=60U L=60U PD=126U AD=180P PS=126U AS=180P

DSUB VBB NIN97 DIODE
DGND N1N97 0 DIODE
.IC $\mathrm{V}(\mathrm{VBB})=-1.4 \mathrm{~V}$
.IC $\mathrm{V}(\mathrm{VNEG})=-3.5 \mathrm{~V}$
.IC V(N1N67)=5V
.IC V(N1N157)=5V
*. IC I $(\mathrm{IGR})=4 \mathrm{U}$
.MODEL N NMOS LEVEL $=3$ PHI=0.600000 TOX $=2.6400 \mathrm{E}-08 \mathrm{XJ}=0.200000 \mathrm{U}$ TPG=1
$+\mathrm{VTO}=0.9573$ DELTA $=2.8320 \mathrm{E}+00 \mathrm{LD}=4.9090 \mathrm{E}-08 \mathrm{KP}=8.3843 \mathrm{E}-05$
$+\mathrm{UO}=641.0$ THETA $=9.4100 \mathrm{E}-02 \mathrm{RSH}=6.8510 \mathrm{E}+01 \mathrm{GAMMA}=0.7792$
$+\mathrm{NSUB}=3.1290 \mathrm{E}+16 \mathrm{NFS}=1.98 \mathrm{E}+12 \mathrm{VMAX}=1.7240 \mathrm{E}+05 \mathrm{ETA}=1.3650 \mathrm{E}-01$
$+\mathrm{KAPPA}=3.3040 \mathrm{E}-03 \mathrm{CGDO}=9.6315 \mathrm{E}-11 \mathrm{CGSO}=9.6315 \mathrm{E}-11$
$+\mathrm{CGBO}=2.2662 \mathrm{E}-10 \mathrm{CJ}=5.1113 \mathrm{E}-04 \mathrm{MJ}=0.4670 \mathrm{CJSW}=3.7279 \mathrm{E}-10$

+ MJSW $=0.286904 \mathrm{~PB}=0.800000$
* WEFF = WDRAWN - DELTA_W
* THE SUGGESTED DELTA_W IS 2.0000E-09
.MODEL P PMOS LEVEL $=3$ PHI $=0.600000$ TOX $=2.6400 \mathrm{E}-08 \mathrm{XJ}=0.200000 \mathrm{U}$ TPG=-1
$+\mathrm{VTO}=-0.8406 \mathrm{DELTA}=2.9950 \mathrm{E}-01 \mathrm{LD}=1.2370 \mathrm{E}-09 \mathrm{KP}=2.5454 \mathrm{E}-05$
$+\mathrm{UO}=194.6 \mathrm{THETA}=7.6950 \mathrm{E}-02 \mathrm{RSH}=3.1440 \mathrm{E}+02 \mathrm{GAMMA}=0.5768$
$+\mathrm{NSUB}=1.7150 \mathrm{E}+16 \mathrm{NFS}=3.46 \mathrm{E}+12 \mathrm{VMAX}=1.0930 \mathrm{E}+05 \mathrm{ETA}=3.0470 \mathrm{E}-02$
$+\mathrm{KAPPA}=4.4120 \mathrm{E}+00 \mathrm{CGDO}=2.4270 \mathrm{E}-12 \mathrm{CGSO}=2.4270 \mathrm{E}-12$
$+\mathrm{CGBO}=2.7364 \mathrm{E}-10 \mathrm{CJ}=3.8950 \mathrm{E}-04 \mathrm{MJ}=0.4794 \mathrm{CJSW}=3.8646 \mathrm{E}-10$
+ MJSW=0.358053 PB=0.850000
* WEFF = WDRAWN - DELTA_W
* THE SUGGESTED DELTA_W IS 1.5850E-07
.$M O D E L$ DIODE $D\{L E V E L=1 \quad \mathrm{IS}=1.548 \mathrm{E}-12 \mathrm{RS}=7.5 \mathrm{TT}=20 \mathrm{~N} \mathrm{CJO}=0.03 \mathrm{P}$ VB=-60]

VDD VDD 0 5V
.OPTION POST
.TRAN 100NS 30US
.PLOT I(DGR)
.END


[^0]:    .MODEL P PMOS LEVEL $=3$ PHI $=0.600000 \mathrm{TOX}=2.6400 \mathrm{E}-08 \mathrm{XJ}=0.200000 \mathrm{U}$ TPG=-1
    $+\mathrm{VTO}=-0.8406 \mathrm{DELTA}=2.9950 \mathrm{E}-01 \mathrm{LD}=1.2370 \mathrm{E}-09 \mathrm{KP}=2.5454 \mathrm{E}-05$
    $+\mathrm{UO}=194.6 \mathrm{THETA}=7.6950 \mathrm{E}-02 \mathrm{RSH}=3.1440 \mathrm{E}+02 \mathrm{GAMMA}=0.5768$
    $+\mathrm{NSUB}=1.7150 \mathrm{E}+16 \mathrm{NFS}=3.46 \mathrm{E}+12 \mathrm{VMAX}=1.0930 \mathrm{E}+05 \mathrm{ETA}=3.0470 \mathrm{E}-02$
    $+\mathrm{KAPPA}=4.4120 \mathrm{E}+00 \mathrm{CGDO}=2.4270 \mathrm{E}-12 \mathrm{CGSO}=2.4270 \mathrm{E}-12$
    $+\mathrm{CGBO}=2.7364 \mathrm{E}-10 \mathrm{CJ}=3.8950 \mathrm{E}-04 \mathrm{MJ}=0.4794 \mathrm{CJSW}=3.8646 \mathrm{E}-10$
    $+\mathrm{MJSW}=0.358053 \mathrm{~PB}=0.850000$

    * WEFF = WDRAWN - DELTA_W
    * THE SUGGESTED DELTA_W IS 1.5850E-07
    .OPTION POST
    .TRAN 100N 20U
    .END

