AN ABSTRACT OF THE THESIS OF

Louis Wai-Fung Lee for the degree of Master of Science in Electrical and Computer Engineering presented on October 11, 1991.

Title: <u>Fully Efficient Pipelined VLSI Arrays for Solving Toeplitz</u>

<u>Matrices</u>

Abstract approved: Redacted for Privacy

Sayfe Kiaei

Fully efficient systolic arrays for the solution of Toeplitz matrices using Schur algorithm [1] have been obtained. By applying clustering mapping method [2], the complexity of the algorithm is O(n) and it requires n/2 processing elements as opposed to n processing elements developed elsewhere [1].

The motivation of this thesis is to obtain efficient pipeline arrays by using the synthesis procedure to implement Toeplitz matrix solution. Furthermore, we will examine pipeline structures for the Toeplitz system factorization and back-substitution by obtaining clustering and Multi-Rate Array structures. These methods reduce the number of processing elements and enhance the computational speed. Comparison and advantage of these methods to other method will be presented.

Fully Efficient Pipelined VLSI Arrays for Solving Toeplitz Matrices

Ву

Louis Wai-Fung Lee

A THESIS

Submitted to

Oregon State University

In partial fulfillment of the requirements for the degree of

Master of Science

Completed October 11, 1991

Commencement June 1992

APPROVED:

Re	dacı V	ed fo	r Priva	асу			
Assista charge			Electrical	and	Computer	Engineering	in
	Red	dacted	l for Pr	iva	cy		
Head o	f depar	tment of E	lectrical and	d Con	nputer Engir	neering	
	R	edacted	for Priva	су			
Dean of	f Gradu	ate School	<				
Date th	esis is	presented		Oct	ober 11, 199	91	

Typed by Louis Wai-Fung Lee for Louis Wai-Fung Lee

Table of Contents

Chapter 1.	Introduction	1
1.1 1.2	Demand for High Performance Computing Overview of the Dissertation	1 2
Chapter 2.	Toeplitz Matrix	4
2.1 2.2	Introduction	5 6
Chapter 3.	Overview of the Synthesis of Array Processors	1 1
Chapter 4.	Systolic Solution of Toeplitz Solver	1 5
4.1 4.2	UREs and DG for the (Schur Algorithm) Algorithm I	18
4.3	Timing and Allocation Function of Systolic Solution	23 25
4.4	Performance Evaluation of Systolic Solution	28
Chapter 5.	Clustering Mapping Method	3 2
5.1 5.2	Toeplitz Solver with Clustering Mapping Method	3 2 3 5
Chapter 6.	Multi-Rate Array Solution	4 1
6.1 6.2 6.3	Advantage of MRA Solution	42
Chapter 7.	Combined Architecture	4 6
Summary		5 8
References		6 4

Appendix	A.	Simulation Code of Systolic Solution for Schur Algorithm	6 7
Appendix	В.	Simulation Code of Clustering Mapping Method for Schur Algorithm	7 0
Appendix	C.	Simulation Code of MRA Solution for Schur Algorithm	7 3
Appendix	D.	Simulation Code of Systolic Solution for Back-Substitution	7 5
Appendix	E.	Simulation Code of Clustering Mapping Method for Back-Substitution	7 8

.

List of Figures

(

Figure	1.	algorithmalgorithm	17
Figure	2.	Dependency vectors of Schur algorithm	19
Figure	3.	Dependency vectors of Back-substitution	19
Figure	4.	Dependency Graph of Back-substitution	22
Figure	5.	Schedule vector S = [2 1] of Schur algorithm is obtained	24
Figure	6.	Systolic solution - allocation function of Schur algorithm	26
Figure	7.	Timing and systolic allocation of Back-substitution	27
Figure	8.	Systolic solution of Schur algorithm	3 1
Figure	9.	Systolic solution of Back-substitution	3 1
Figure	10.	Schur algorithm - merge every 2 processor into one	3 4
Figure	11.	Back-substitution with clustering mapping	37
Figure	12.	Schur algorithm - clustering result	40
Figure	13.	Back-substitution - clustering result	40
Figure	14.	Allocation function of MRA solution	43
Fiaure	15.	MRA simulation realization	44

Figure	16.	Parallel shift for manipulating the data U which output from Algorihtm I's solution to feed into Algorithm II	5 1
Figure	17.	Overview of combined architecture	53
Figure	18.	Efficiency Vs n of Algorithm I (Schur Algorithm)	62
Figure	19.	Efficiency Vs n of Algorithm II (Back-Substitution)	63

.

List of Tables

Table	1.	Schur's - space-time table of conventional solution	33
Table	2.	Schur's - space-time table with clustering mapping	33
Table	3.	Back-substitution - space-time of Conventional Mapping	36
Table	4.	Back-substitution - space-time of clustering mapping	36
Table	5.	Space-time table of MRA solution	44
Table	6.	Output from systolic solution of Algorihtm I	48
Table	7.	Input of systolic solution of Algorithm I	49
Table	8a.	Required order of U for first back-substitution step	52
Table	8b.	Required order of U for second back-substitution step.	52
Table	9a	Ouput from Cluster Array of Algorithm I	56
Table	9b	U for Cluster Array of first back-substitution step	57
Table	10.	Summary of solutions of Schur algorithm	60
Table	11.	Summary of solutions of Back-substitution	61

Fully Efficient Pipelined VLSI Arrays for Solving Toeplitz Matrices

Chapter 1. Introduction

1.1 Demand for High Performance Computing

For many signal processing applications, there is a strong demand for high performance parallel computers. For example, in speech processing the number of required operations may reach 1,500,000 operations/second. To radar processing, requiring up to 5,000,000,000 operations/second is needed [3]. Those performance requirements cannot be obtained by using the conventional sequential structure.

One of the prominent solutions for achieving high-speed computation is the use application specific ICs (ASICs). arrays have played a significant role in the VLSI implementation of many signal and image processing algorithms [3]. consist of a set of pipelined processing elements connected locally in a regular structure providing very high throughput rate. The main advantages of these arrays are [5,6]: (i) a regular flow of data through the array of processors ensuring multiple computations per memory without increasing 1/0 access requirements; (ii) synchronous - regular timing with local control of data flow; (iii) local nearest neighbor interconnection to minimize VLSI design complexity and long delays.

Based on the early works of number of researchers such as Cappello [7], Fortes [4], Quinton [13], Rao [14], and others, a unified synthesis theory of automatic derivation of systolic arrays have been developed. The motivation of this thesis is to obtain an efficient pipeline and systolic arrays by using the synthesis procedures. In this case, we will examine pipeline structures for

the Toeplitz system factorization which has numerous applications ranging from speech, image, and neurophysics to radar, sonar, geophysics, and astronomical signal processing [15].

For many applications, the efficiency involved in transforming an application problem to systolic arrays is not 100% [2]. Moreover, due to the uniform data propagation in the array, additional delay time for the transmission of data is required which degrades the computational rate and the processor utilization [16,17].

It has been shown that for systolic arrays only few consecutive processors are active at any time unit. In this case, clustering mapping method would be need to merge several neighboring processors onto the same node to obtain a new array which is fully efficient [2]. Furthermore, for many fine-grain operations, due to the locality restriction and uniform data transmission rate of systolic arrays additional delay time is introduced thereby reducing the computation rate. This additional delay time could be avoided by using a Multi-Rate Array (MRA) structure where the variables are propagated at different rates achieving higher speedup and efficiency. We will exam both clustering mapping method and Multi-Rate Array solutions for the design of Toeplitz solver.

1.2 Overview of the Dissertation

The main objective of this dissertation is to show a systematic method to design a systolic array for factorizing and solving Toeplitz matrix which includes the Toeplitz matrix decomposition and the back-substitution. The synthesis is specified by four steps: (1) to specify the computation in terms of set of recurrence equations; (2) to examine the Dependency Graph (DG); (3) to obtain a timing function (or a schedule) specifying the time instant for each computation in the algorithm; and (4) to obtain

allocation functions that map each computation onto a specific processor.

This thesis is organized in the following way. In Chapter 2, we briefly review the Schur algorithm to solve the Toeplitz matrix. In Chapter 3, overviews of the synthesis is presented. In Chapter 4, we provide conventional systolic solutions for the Toeplitz Solver and examine its performance. In Chapter 5, clustering mapping method has been applied. In Chapter 6, the MRA solution is presented, and finally, a comparison of the different arrays and their performance is summarized in the conclusion.

Chapter 2. Toeplitz Matrix

2.1 Introduction

The object of solving the Toeplitz system is to find ${\bf x}$ from the set of linear equations

$$\mathbf{Tx} = \mathbf{y} \tag{2.1}$$

where **T** is a (N+1) X (N+1) Toeplitz matrix, **x** and **y** are vectors of length N+1. A symmetric Toeplitz structure **T**, where t(i, j) = t(i-ji), is shown below

$$T = \begin{bmatrix} t_0 & t_1 & \dots & t_N \\ t_1 & t_0 & \dots & t_{N-1} \\ \vdots & \vdots & \ddots & \vdots \\ t_N & t_{N-1} & \dots & t_0 \end{bmatrix}$$

This system appears in many digital signal processing problems. For an example, the Least Mean-Squares estimation for predicting a sequence $\{y_t\}$ from the observations of $\{x_t\}$ where the estimated y_t is calculated by taking a finite linear combination of the present and past samples of x_t . The standard procedure is to form the "sample covariance" estimate of the second-order statistic.

$$R_k = E\{y_t, y_{t+k}\}$$
 (2.2)

of the stationary process {yt, t≥0}.

$$\begin{bmatrix} R_0 & R_1 & \dots & R_N \\ R_1 & R_0 & \dots & R_{N-1} \\ \vdots & \vdots & \ddots & \vdots \\ \vdots & \vdots & \vdots & \vdots \\ R_N & R_{N-1} & R_0 \end{bmatrix} \begin{bmatrix} 1 \\ a_1 \\ \vdots \\ a_N \end{bmatrix} = \begin{bmatrix} J_N \\ 0 \\ \vdots \\ \vdots \\ 0 \end{bmatrix}$$
(2.3)

The coefficients $\bf a$ can be obtained by solving the Yule-Walker equations above, where JN is given as the minimum (error) variance solution $E\{e^2(N)\}$. The matrix R_k has is a Toeplitz matrix. Least squares prediction of stationary time series by the autocorrelation method of linear prediction has been studied in various applications such as noise cancelling, spectral estimation, channel equalization, and the linear prediction of speech [18], which involved the solution of the vector $\bf a$ by factorization of the Toeplitz matrix R_k.

2.2 Solving Toeplitz Matrix

The major objective in solving the symmetric Toeplitz system is to perform a triangular decomposition of the matrix T as

$$T = U^{\mathsf{T}} D^{-1} U \tag{2.4}$$

where $\mathbf{D} = \text{diag}[u_1, \dots, u_{N+1}]$, and \mathbf{U} is an upper triangular matrix. The solution \mathbf{x} of (2.1) can be solved explicitly with back substitution:

$$x = T^{-1}y = U^{-1}D(U^{T})^{-1}y$$
 (2.5)

which can be separated into two back-substitution steps,

$$\mathbf{g} = \mathbf{D}(\mathbf{U}^{\mathsf{T}})^{-1}\mathbf{y} \tag{2.6a}$$

and

$$\mathbf{x} = \mathbf{U}^{-1}\mathbf{g}.\tag{2.6b}$$

To solve the Toeplitz system, two back-substitution steps needs to be performed. In the following sections, detailed algorithms required for decomposition (find ${\bf U}$) and back-substitution (find ${\bf g}$ and ${\bf x}$) will be shown. Throughout the thesis, the algorithm for decomposition will be referred to as Algorithm I and algorithm of back-substitution will be called Algorithm II.

2.2.1 Decomposition (Schur Algorithm)

Standard Gauss or Choleski methods for solving nxn Toeplitz system requires $O(n^3)$ arithmetic operations. These Toeplitz solvers are numerically unstable, when applied to arbitrary Toeplitz systems [19]. There are several algorithms (e.g., QR Decomposition) for obtaining the solution in $O(n^2)$ operations [20,21]. More recently, an algorithm has been presented for solving a Toeplitz system of equations using $O(n \log_2 n)$ operations based on Levinson and Durbin [21,23].

Although Levinson algorithm consists of only simple recursive operations; the parallelism is hampered by the presence of inner product operations which are dot product of two vectors of length n, and does not readily lend itself to a systolic array implementation [22]. In each one of the n recursion step, the inner product operation, as shown by other researchers, will require a minimum of log₂n computation for additions, and to compute all the n recursions, the total computing time amounts to O(n log₂ n) on a linear processor array [1]. An improved Levinson algorithm has been developed to resemble the Schur algorithm reducing time complexity to O(n) [1]. Numerical experiments show that the stability and round-off errors of Schur algorithm are competitive with other methods such as the QR factorization and the Levinson algorithm [22,23].

To demonstrate the triangularization procedure using the Schur algorithm we use an example of 4 X 4 matrix. The problem is to find the elements $\{u_{ij}\}$ such that

$$\begin{bmatrix} 1 & 0 & 0 & 0 \\ L_{21} & 1 & 0 & 0 \\ L_{31} & L_{32} & 1 & 0 \\ L_{41} & L_{42} & L_{43} & 1 \end{bmatrix} \mathbf{T} = \begin{bmatrix} u_{10} & u_{11} & u_{12} & u_{13} \\ 0 & u_{21} & u_{22} & u_{23} \\ 0 & 0 & u_{32} & u_{33} \\ 0 & 0 & 0 & u_{43} \end{bmatrix}$$
(2.7)

denoted as

$$LT = U$$

The top rows of L and U are determined by the structure.

$$L_1 = [1 \ 0 \ 0 \ 0]$$
 $U_1 = [u_10 \ u_{11} \ u_{12} \ u_{13}] = [t_0 \ t_1 \ t_2 \ t_3]$

To find the second row, we start with the following equation

$$\begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \end{bmatrix} \mathbf{T} = \begin{bmatrix} t_0 & t_1 & t_2 & t_3 \\ t_1 & t_0 & t_1 & t_2 \end{bmatrix}$$
 (2.8)

where t_i 's are the elements of T. Performing row operations on both sides of this equation:

$$\begin{bmatrix} 1 & K(2) \\ K(2) & 1 \end{bmatrix} \begin{bmatrix} 1 & 0 & 0 & 0 \\ 0 & 1 & 0 & 0 \end{bmatrix} \mathbf{T} = \begin{bmatrix} v(2,0) & 0 & v(2,2) & v(2,3) \\ 0 & u(2,1) & u(2,2) & u(2,3) \end{bmatrix}$$
(2.9)

where the coefficients K(i) (also termed reflection coefficients) are computed as:

$$K(2) = \frac{-t_1}{t_0} \tag{2.10}$$

This equation can be rewritten as

$$\begin{bmatrix} 1 & K(2) & 0 & 0 \\ K(2) & 1 & 0 & 0 \end{bmatrix} \mathbf{T} = \begin{bmatrix} v(2,0) & 0 & v(2,2) & v(2,3) \\ 0 & u(2,1) & u(2,2) & u(2,3) \end{bmatrix}$$
(2.11)

By comparing with the second row of the right hand side (RHS) of Eq. 2.7, it is clear that a zero is created by the row operation and the desired second rows of \mathbf{L} and \mathbf{U} are obtained as

$$\mathbf{L}_2 = [\mathbf{L}_{21} \ \mathbf{L}_{22} \ 0 \ 0] = [K(2) \ 1 \ 0 \ 0]$$

 $\mathbf{U}_2 = [0 \ u_{21} \ u_{22} \ u_{23}] = [0 \ u(2,1) \ u(2,2) \ u(2,3)]$

To compute the third row of the matrices L and U, the same procedure can be repeated. For the next recursion, we first right-shift the second row on both sides of Eq. 2.11, i.e.,

$$\begin{bmatrix} 1 & K(2) & 0 & 0 \\ 0 & K(2) & 1 & 0 \end{bmatrix} T = \begin{bmatrix} v(2,0) & 0 & v(2,2) & v(2,3) \\ u(2,-1) & 0 & u(2,1) & u(2,2) \end{bmatrix}$$
(2.12)

Note that by using the Toeplitz structure of the matrix T, we have u(2) in Eq. 2.11 right-shifted accordingly and the only new term is u(2,-1), which is equal to v(2,2), since u(2,-1) = K(2) t₁ + t₂ = v(2,2).

Through this shift operation, the two zeros created in the previous recursion on the RHS are realigned into the same column. They will remain unaffected by the linear combination of the two rows in the next recursion. With this arrangement, a similar procedure as in the previous recursion can now be repeated:

$$\begin{bmatrix} 1 & K(3) \\ K(3) & 1 \end{bmatrix} \begin{bmatrix} 1 & K(2) & 0 & 0 \\ 0 & K(2) & 1 & 0 \end{bmatrix} T = \begin{bmatrix} v(3,0) & 0 & 0 & v(3,3) \\ 0 & 0 & u(3,2) & u(3,3) \end{bmatrix}$$
(2.13)

where

$$K(3) = \frac{-v(2,2)}{u(2,1)} \tag{2.12}$$

Repeating this procedure for u(3) with third row on the RHS of Eq. 2.7, clearly, the third rows of the matrices L and U are obtained:

$$L_3 = [L_{31} L_{32} L_{33} 0] = [K(3) (K(3)K(2)+K(2)) 1 0]$$

 $U_3 = [0 0 u_{32} u_{33}] = [0 0 u(3,2) u(3,3)]$

This completes the second recursion. By induction, the future recursions can be carried out in the same manner until all the rows of the matrices **L** and **U** are computed. Summarizing the above procedure, pseudo-code of the algorithm (Algorithm I) can be made [1]:

```
/* initial conditions */
for (j = 0 to N) {
    v(1, j) = u(1, j) = tj

/*main algorithm */
for (i = 1 to N) {
    K(i+1) = -u(i, 1) / v(i, 0)

    for (j = 0 to N) {
        v(i+1, j) = v(i, j) + K(i+1) u(i, j+1) u(i+1, j) = u(i, j+1) + K(i+1) v(i, j) }
}
```

where Toeplitz system T is an (N+1) X (N+1) matrix, $u_{ij} = u(i, j)$.

2.2.2 Back-substitution Algorithm

Back-substitution algorithm to solve linear system of nxn matrix system:

$$\mathbf{x} = \mathbf{A}^{-1}\mathbf{B} \tag{2.13}$$

is shown as following expression (Algorithm II):

$$x_i = \frac{1}{a_{ii}} (b_i - \sum_{j=i+1}^{n} a_{ij}x_j)$$
, for $i = n, n-1, ..., 2, 1$
(2.14)

where $x_{i'S}$ are elements of 1xn vector \mathbf{x} , $a_{ij'S}$ are elements of 1xn vector of \mathbf{B} .

The objective is apply the synthesis procedures to obtain a set of fully efficient arrays for Algorithm I and II.

Chapter 3. Overview of the Synthesis of Array Processors

Typically, the synthesis process begins with a specification of the algorithm to be solved in terms of a set of recurrence equation. Earlier work on synthesizing systolic arrays was based on the analysis of the data dependencies of such initial specifications under the assumption that the dependencies were expressed as constant vectors in Euclidean space. One such technique, developed by Quinton [13] proposes the notation of Uniform Equations (UREs) as an adequate initial specification. A general specification proposed by Rajopadhye [8] and Fortes [8] addresses the problem that the Uniform Recurrence Equations (URE) are unnecessarily restrictive as an initial specification of the To overcome the limitations of UREs they proposed to algorithm. permit the dependencies to be arbitrary linear (affine) functions and to adopt Affine Recurrence Equations (AREs) as an alternative initial specification.

Notation of recurrence equations has been well known to mathematicians for expressing a large class of computations. In general, the initial set of recurrence equations can be expressed as follows:

Definition 1: A Recurrence Equation over a domain **D**, is defined to be an equation of the form

$$f(p) = g(f(q_1), f(q_2) \dots f(q_k))$$

where $p \in D$; $q_i \in D$ for i = 1 ... k and g is a single valued function which is strictly dependent on each of its arguments. $D \in Z^n$ in Euclidean space.

A system of m Recurrence Equations over a domain $\bf D$ is defined to be a family of m mutually recursive equations, where each of the function $\bf f_i$ is defined by an equation of the form

$$f_i(p) = g(f_{i1}(q_{i1}), f_{i2}(q_{i2}) \dots f_{ik}(q_{ik}))$$

The computation involves the evaluation of a function g at all points in a domain **D**. The recurrence equation specifies how the value of g at point p in **D** depends on the value of f at other points in the domain.

Uniform Recurrence Equation defines a computation where the dependencies can be completely described by a finite number of constant vectors, regardless of the size of the domain [8,9].

Definition 2 A Recurrence Equation of the form $f(p) = g(f(q_1), f(q_2)...f(q_k))$ is called a **Uniform Recurrence Equation (URE)**

iff
$$q_i - w_i = p$$
, for $i = 1 \dots k$,

where wis are constant n-dimensional vectors.

A large number of interesting problems cannot be naturally expressed as UREs. Therefore, a more general class of recurrence equations termed Affine Recurrence Equations (AREs) had been introduced where the dependencies are affine functions of the point.

Definition 3 A Recurrence Equation as given by Definition 1 is said to be an **Affine Recurrence Equation (ARE)** if for $i = 1 \dots k$, $q_i = A_i p + b_j$ where A_i is a constant nxn matrix and b_i is a constant n-dimensional vector. Thus the recurrence has the following form.

$$f(p) = g(f(A_1p+b_1), f(A_2p+b_2), \dots f(A_kp+b_k))$$

Given an algorithm specified in term of a set of recurrence equations, its computational structure could be examined by its dependency graph. The **Dependence Graph** (DG) shows the dependence of the computation that occurs in an algorithm. By viewing each dependency relation or computations that occur as an arc between the corresponding variables located in the index-space, localized dependence graph can be viewed as all variables are (directly) dependent upon the variables of the neighboring nodes [9].

Dependence mapping aims at extracting the dependences between the variables of the algorithm and mapping the algorithm onto a systolic array in such a way that the dependences are preserved. The objective is then to find the timing and allocation function. The problem of finding optimal timing functions can be reduced to a linear programming or a sequence of linear programming.

Timing Function: In this case, we restrict ourselves to linear timing functions that is a linear function of the form [13],

$$t(p) = \lambda_T^T p - \alpha t$$

where λ_T^T is a constant schedule vector along the direction S and α_t is a scalar constant. Timing function t is a mapping of all points in D to the positive integers such that if p->q then t(p) > t(q). t(p) may naturally be interpreted as the time at which f(p) is computed. Timing function must satisfy the **causality condition**:

$$d_i = \lambda_T^T e_i \ge 1$$
, for any e

where e is the dependency vectors and d is the propagation delay.

Allocation Function: the allocation function maps each computation onto a finite domain and defines the processor at which each computation is performed. The computation g performed at any point p in D defines the granularity of the processors. The allocation function, which maps every point p to an (n-1) dimensional processor space, is defined by

$$a(p) = \lambda_a^T p - \alpha_a$$

where λ_a is an (n-1) x n matrix and α_a is an n-1 vector [10]. It is necessary and sufficient for allocation vector λ_a to satisfy the conflict free condition:

$$\lambda_T^T u \neq 0$$
 (where $\lambda_a^T u = 0$)

In another words,

if
$$t(p) = t(q)$$
, then $a(p) \neq a(q)$.

In the next chapter, we will apply these synthesis methods for the pipeline structure of Toeplitz systems.

Chapter 4. Systolic Solution of Toeplitz Solver

In Chapter 2, we have presented the decomposition algorithm (Algorithm I) and the back-substitution algorithm (Algorithm II). To solve the Toeplitz system, two back-substitution steps has to be performed. In the following sections, a detailed approach for the decomposition (find $\bf U$) and back-substitution (find $\bf g$ and $\bf x$) will be provided.

4.1 UREs and DG for the (Schur Decomposition) Algorithm I

Algorithm I for the Schur decomposition of Toeplitz matrix is given as

```
/*main algorithm */
for (i = 1 to N) {
    K(i+1) = -u(i, 1) / v(i, 0)

for (j = 0 to N) {
    v(i+1, j) = v(i, j) + K(i+1) u(i, j+1)
    u(i+1, j) = u(i, j+1) + K(i+1) v(i, j)
}
```

The main algorithm is the portion which we have to consider because the initial conditions can be obtained directly from T as input values. The main algorithm can be split into two separate algorithms, algorithm la for finding the K and algorithm lb for computing v and u, as follow:

```
/* Algorithm la */
for (i = 1 to N) {
    K(i+1) = -u(i,1) / v(i,0)
}
```

Formulating the AREs of Algorithm 1:

AREs Ia: The above Algorithm Ia can be rewritten to produce AREs. At each point $[i,j] \in D$ (= {[i,j] | 2 \le i \le N+1}), the computation requires the values of **u** and **v**. Of these, the values of **u** and **v** are inputs, and must be obtained from outside the domain.

$$K(i, 0) = -u(i-1, 1) / v(i-1, 0)$$

AREs Ib: Algorithm Ib can be rewritten as **K** can be obtained from global broadcasting along j-axis. We note that the variables i and j determine a domain given by $\mathbf{D} = \{[i,j] \mid 2 \le i \le N+1, \ 0 \le j \le N\}$.

$$v(i, j) = v(i-1, j) + K(i, 0) u(i-1, j+1)$$

 $u(i, j) = u(i-1, j+1) + K(i, 0) v(i-1, j)$

Localization of Algorithm I:

We now can rewritten the AREs

$$K(i, j) = K(i, j-1)$$

In this form, each time that the statement is performed, the indices (i, j) are different, and we have eliminated the global broadcasting. Hence we can propagate each value of variable K along j axis by the pair (i, j).




Fig. 1. Combine UREs to produce a single DG of Schur algorithm.

Obtain UREs and DG of Algorithm I:

UREs la: At each point $[i,j] \in D$ (= $\{[i,j] \mid 2 \le i \le N+1, j=0\}$)

$$K(i, j) = -u(i-1, j+1) / v(i, j) + K(i, j-1)$$

 $v(i, j) = v(i-1, j)$
 $u(i, j) = u(i-1, j+1)$

UREs Ib: the variables i and j in $D = \{[i,j] \mid 2 \le i \le N+1, 0 \le j \le N\}$

$$v(i, j) = v(i-1, j) + K(i, j) u(i-1, j+1)$$

 $u(i, j) = u(i-1, j+1) + K(i, j) v(i-1, j)$
 $K(i, j) = K(i, j-1)$

Note that Eq. 4.1a and Eq. 4.1b have the same dependencies (see Fig. 2) which allow both UREs to be combined into a single DG. Dependency Graph (Fig. 1) combines UREs la and UREs lb and shows the dependency relationships for the Schur algorithm.

4.2 UREs and DG for (Back-Substitution) Algorithm !!

The back-substitution algorithm to solve linear system of nxn matrix system is given as Algorithm II

$$x_i = \frac{1}{a_{ii}} (b_i - \sum_{j=i+1}^{n} a_{ij}x_j)$$
, for $i = n, n-1, ..., 2, 1$

where $x_{i'S}$ are elements of 1xn vector \mathbf{x} , $a_{ij'S}$ are elements of nxn matrix \mathbf{A} , and $b_{j'S}$ are elements of 1xn vector of \mathbf{B} . Algorithm II can be decompose as follows




Fig. 2. Dependency vectors of Schur algorithm.




Fig. 3. Dependency vectors of Back-substitution

Algorithm lla:

$$s_i = \sum_{j=i+1}^{n} a_{ij}x_j$$
, for $i = n, n-1, ..., 2$; and $j > i$

It is clear that for all operations, j is greater than i. The equation can also be written as pseudo-code form

for (i = n downto 2)
for (j = i+1 to n)

$$s(i) = a(i, j) * x(j) + s(i)$$

Algorithm llb:

$$x_i = \frac{1}{a_{ii}} (b_i - s_i)$$
, for $i = n, n-1, ..., 2, 1$

In order to make it consistence with the a in Algorithm IIa, We change the index of a and also restrict that all the operations can be performed at only i equal to j.

$$x_i = \frac{1}{a_{ij}}$$
 (b_i - s_i) ,for $i = j = n, n-1, ..., 2, 1$; and $i = j$

Formulating the AREs of Algorithm II:

AREs IIa: the Algorithm IIa can be rewritten to produce the following AREs. The variables i and j in $D = \{[i,j] \mid 1 \le i \le n-1, 2 \le j \le n, j > i\}$, the computation requires the values of a and x. Of these, the values of x is broadcasted globally as i-axis and the values of a is presented locally. s is summed along j-axis.

$$s(i, j) = a(i, j) x(0, j) + s(i, j+1)$$

AREs IIb: the Algorithm IIb can also be rewritten so that at each point $[i,j] \in D$ (= $\{[i,j] \mid 1 \le i \le n, 1 \le j \le n, i = j\}$), the computation requires the values of a, b which presented locally and s can be obtained from outside the domain.

$$x(0, j) = \frac{1}{a(i, j)} (b(0, j) - s(i, j+1))$$

Localization of Algorithm II:

We now have to localize values \mathbf{x} which is globally broadcasted along i-axis

$$x(i, j) = x(i+1, j)$$

Obtain UREs and DG of Algorithm II:

UREs IIa: the variables i and j in $D = \{[i,j] \mid 1 \le i \le n-1, 2 \le j \le n, j > i\}$

$$s(i, j) = a(i, j) x(i, j) + s(i, j+1)$$

 $x(i, j) = x(i+1, j)$

UREs IIb: at each point $[i,j] \in D$ (= $\{[i,j] \mid 1 \le i \le n, 1 \le j \le n, i = j\}$)

$$x(i, j) = \frac{1}{a(i, j)} (b(i, j) - s(i, j+1)) + x(i+1, j)$$

 $s(i, j) = s(i, j+1)$

From above UREs show that the summation **s** pass along j-axis. **x** is provided along i-axis, and **a**, **b** is presented locally. Combining dependencies of UREs IIa and UREs IIb, a complete Dependency Graph can be obtained (see Fig. 3 and 4).




Fig. 4. Dependency Graph of Back-substitution

4.3 Timing and Allocation Function of Systolic Solution

4.3.1 Timing and Allocation Function for Algorithm I

Timing function: A linear timing function is

$$t(p) = \lambda_T^T p - \alpha t$$

which for dependencies {ei} must satisfy:

 λ_T^T e_i \geq 1, for any e; (causality condition)

$$[\lambda_1 \ \lambda_2] \begin{bmatrix} 0 \\ 1 \end{bmatrix} \geq 1$$

$$\begin{bmatrix} \lambda_1 & \lambda_2 \end{bmatrix} \begin{bmatrix} 1 \\ 0 \end{bmatrix} \geq 1$$

$$\begin{bmatrix} \lambda_1 & \lambda_2 \end{bmatrix} \begin{bmatrix} 1 \\ -1 \end{bmatrix} \geq 1$$

where [λ_1 λ_2] = [2 1], the delays for each dependencies are

$$d_i = \lambda_T^T e_i$$

$$d_{k} = 1$$
, $d_{V} = 2$, $d_{U} = 1$

To find the offset value α_t , we can assign t(p) = 1. Then the actual timing function is

$$t(p) = [2 \ 1] p - 3$$
 (4.1)

Allocation function: $a(p) = \lambda_a^T p - \alpha_a$




Fig. 5. Schedule vector $S = [2 \ 1]$ of Schur algorithm is obtained.

In this mapping scheme (as shown in Fig. 6), offset value α_a can be found by assigning a(p)=1 where point p is performed at PE 1. The allocation function is:

$$a(p) = [0 \ 1] p + 1$$
 (4.2)

4.3.2 Timing and Allocation Function of Algorithm II

Timing function: $d_i = \lambda_T^T e_i \ge 1$, for any e; (causality condition). Hence, delays for all the variables (see Fig. 4):

which for dependencies {ei} must satisfy:

 $\lambda_T^T e_i \ge 1$, for any e; (causality condition)

$$[\lambda_1 \ \lambda_2] \begin{bmatrix} 0 \\ -1 \end{bmatrix} \geq 1$$

$$\begin{bmatrix} \lambda_1 & \lambda_2 \end{bmatrix} \begin{bmatrix} -1 \\ 0 \end{bmatrix} \ge 1$$

where [λ_1 λ_2] = [-1 -1], the delays for each dependencies are

$$d_i = \lambda_T^T e_i$$

$$d_S = 1$$
 and $d_X = 1$

From Fig. 7, the actual timing function will be

$$t(p) = [-1 \ -1] p + 9$$
 (4.3)




Fig. 6. Systolic solution - allocation function of Schur algorithm.




Fig. 7. Timing and systolic allocation of Back-substitution.

Allocation function: the allocation function is

$$a(p) = [-1 \ 1] p + 1$$
 (4.4)

4.4 Performance Evaluation of Systolic Solution

To evaluate the performance of the Toeplitz array structure, we will examine time complexity, space complexity, speedup as compared to sequential algorithm, pipelining rate (throughput), and the array efficiency defined as follows [3]:

<u>Time Complexity</u>: Time used by the algorithm as a function of algorithm order of O(n).

<u>Speedup</u>: Speedup is defined by the ratio of the execution time T_S on a serial computer or uniprocessor to execution time T_p on the parallel computer:

$$S = \frac{T_S}{T_p} \tag{4.5}$$

<u>Efficiency</u>: Ratio of speedup to number of processors used. Efficiency indicates the utilization rate of the available resources:

$$E = \frac{S}{P} \tag{4.6}$$

<u>Space Complexity</u>: Area used by an algorithm as a function of problem size (ie: number of processing elements).

<u>Pipelining rate</u>: The throughput per time unit.

Evaluation of Algorithm I (Schur Algorithm)

The systolic array solution is simulated by using Systolic Array Simulator developed by [24]. Processors interconnection realization is shown is Fig. 8. For n x n matrix system, the array takes n-1 steps for pre-loading data $\bf u$. Computation will requires 3n-4 steps to obtain $\bf u$ and $\bf K$ values. Thus, total time required for obtaining all results is the number of steps of pre-loading data plus computations which will be 4n-5, the complexity is O(n).

For the Schur algorithm, $T_S = n \times (n - 1)$ and $T_p = 4n-5$. Giving the following speedup and efficiency

$$S = \frac{n^2 - n}{4n - 5} \approx O(n)$$

$$E = \frac{n-1}{4n-5}$$

For large number of n, E will be close to $\frac{1}{4}$. Linear speedup has been achieved.

Evaluation of Algorithm II (Back-Substitution)

For nxn matrix system, computation will requires $T_p = 2n-1$ steps to obtain all the results. It has computational complexity of O(n). T_S of back-substitution on serial machine will be $\frac{n(n+1)}{2}$.

$$S = \frac{T_S}{T_D} = \frac{n(n+1)}{2(2n-1)}$$

$$E = \frac{n+1}{2(2n-1)}$$

For large number of n, E will be close to $\frac{1}{4}$.




Fig. 8. Systolic solution of Schur algorithm.




Fig. 9. Systolic solution of Back-substitution.

Chapter 5. Clustering Mapping Method

The systolic arrays derived by the conventional integral linear transformation is not fully efficient, where only one out of several consecutive processors are active at any time unit. For the decomposition array and back-substitution array, every 1 in 2 PEs was active in any given time. The activation period δ of processing elements can be obtained as:

$$\delta = \lambda_{\mathsf{T}}^{\mathsf{T}} \mathsf{u} \tag{5.1}$$

where u is the projection direct orthogonal to the allocation function $\lambda_a^T u = 0$.

5.1 Toeplitz Solver with Clustering Mapping Method

It has been shown that [2] if a processor is active for only one out of every δ clock cycles, there may be δ -1 other neighboring processors such that only one of them is active at any instant. In this case, one can merge these processors onto a single PE that is always active. Such a processor would have the same cost as the original processor, except for a few additional multiplexers and registers. This merging is equivalent to using allocation function that are not integer but rational matrices, then obtaining integral processors labels by using the floor function. New array has the same computation time complexity but the number of PEs is reduced by $1/\delta$.

5.1.1 Cluster Array for Algorithm I (Schur Algorithm)

Fig. 6 and Table 1 show the inefficiency of the conventional solution. From Table 1, one can see that each processor is inactive for every 1 out of 2 clock cycle. By applying eq. 5.1,

CLK	Pro	cesso	r 1	Processor 2		Pro	Processor 3			Processor 4		
1			V10			V11			V12		u11	V13
2			V10			V11		u11	V12			V13
3			V10		u11	V11			V12		u12	V13
4	K ₂	u20	V20			V11		u12	V12			V13
5	•	•	V20	K ₂	u21	V21			V12		u13	V13
6	Кз	u30	v30	•	•	V21	K2	u22	V22			V13
7	•	•	v30	Кз	u31	V31	•	•	V22	K2	u23	v23
8	K4	u40	V40	•	•	V31	Кз	u32	v32	•	•	v23
9			V40	K4	u41	V41	•	•	V32	Кз	นვვ	v33
10			V40			V41	K4	u42	V42	•	•	v33
11			V40			V41			V42	K4	u43	V43

• processor is inactive due to inefficiency mapping

Table 1. Schur's - space-time table of conventional solution.

CLK		Proc	essor 1			Proc	essor 2	
1			V10	V11		u11	V12	V13
2			V10	V11		u11	V12	V13
3		u11	V10	V11		u12	V12	V13
4	K ₂	u20	V20	V11		u12	V12	V13
5	K ₂	u21	V20	V21		u13	V12	V13
6	Кз	u30	V30	V21	K2	u22	V22	V13
7	Кз	u31	v30	V31	K ₂	u23	V22	v23
8	K4	u40	V40	V31	Кз	u32	V32	V23
9	K4	u41	V40	V41	Кз	น33	V32	v33
10			V40	V41	K4	u42	V42	v33
11			V40	V41	K4	u43	V42	V43

Table 2. Schur's - space-time table with clustering mapping.




Fig. 10. Schur - after merging every 2 processor into one.

$$\lambda_a^T = [0 \ 1]$$

or the projection direction is:

$$u = \begin{bmatrix} 1 \\ 0 \end{bmatrix}$$

$$\delta = \lambda_a^T u = \begin{bmatrix} 2 & 1 \end{bmatrix} \begin{bmatrix} 1 \\ 0 \end{bmatrix} = 2$$

In this case, we will be able to merge two processors into one as show in Fig. 10. The new allocation function can be obtain from

$$a(p) = \left[\frac{1}{\delta} \lambda_a p - \alpha_a \right]$$
 (5.2)

Thus,

$$a(p) = \begin{bmatrix} 0 & \frac{1}{2} \\ p + 1 \end{bmatrix}$$
 (5.3)

The new array has the same computation time. The total number of PEs is reduced by 2. Moreover, except for extra registers to queue the data, processors in the new array have the same function units. By studying the space-time table (see Table 1 and 2), only one v register is added to each processor unit.

5.1.2 Cluster Array for Algorithm II (Back-Substitution)

From studying the timing and allocation diagram (Fig. 7) and space-time table (Table 3), every processor is active for one out of 2 time units. Also from eq. 5.1

CLK	F	Proce	ssor	1	Processor 2			Processor 3			Processor 4		
1	\$ 4	Х4	a44	b4									
2	•	•	•	•	sვ	X4_	a34					<u> </u>	
3	sз	хз	азз	bз	•	•	•	s ₂	X4	a ₂₄			
4	•	•	•	•	s ₂	хз	a23	•	•	•	S1	X4	a ₁₄
5	s ₂	x ₂	a22	b ₂	•	•		s ₁	хз	a ₁₃			
6		•	•	•	s ₁	x ₂	a ₁₂						
7	S1	X1	a ₁₁	b ₁									

• processor is inactive due to inefficiency mapping

Table 3. Back-substitution - space-time of Conventional Mapping.

CLK		Pro	cessor 1		Process	or 2	
1	S 4	x 4	a44	b4			
2	s3	X4	a34				
3	s3	хз	азз	bз	s ₂	x 4	a24
4	s <u>2</u>	хз	a23		s ₁	X 4	a14
5	s2	x2	a22	b2	s ₁	хз	a13
6	\$ 1	x2	a12				
7	S 1	x 1	a11	b1			

Table 4. Back-substitution - space-time of clustering mapping.




Fig. 11. Back-substitution with clustering mapping.

$$\lambda_a^T = \begin{bmatrix} -1 & 1 \end{bmatrix}$$

with the projection direction along

$$\mathbf{u} = \begin{bmatrix} -1 \\ -1 \end{bmatrix}$$

$$\delta = \lambda_T^T u = \begin{bmatrix} -1 & -1 \end{bmatrix} \begin{bmatrix} -1 \\ -1 \end{bmatrix} = 2$$

We can merge 2 neighboring processors and derive a new array which is fully efficient. The new allocation function is changed to:

$$a(p) = \begin{bmatrix} -\frac{1}{2} & \frac{1}{2} \end{bmatrix} p + 1$$
 (5.4)

The new array has the same computation time and has only 1/2 number of processors as the old array. Moreover, processors in the new array have the same function units without additional registers required (see Table 3 and 4).

5.2 Performance Evaluation of Cluster Toeplitz Solver

Cluster Algorithm I (Schur Algorithm)

Fig. 12. shows the simulated array processors of Schur algorithm by using clustering mapping method. Speed up on the new structure will be the same as before (O(n)). However, the number of processor units, which will be n/2, decrease by factor of δ . The efficiency is

$$E = \frac{S}{P}$$

$$E = \frac{2(n-1)}{4n-5}$$

For large n, E will be close to $\frac{1}{2}$.

Cluster Algorithm II (Back-Substitution)

Simulated Back-substitution solution by using clustering mapping method is shown in Fig. 13. The number of processor units have been decreased by factor of 2. The efficiency is

$$E = \frac{n+1}{2n-1}$$

For very large number of n, E will be close to $\frac{1}{2}$. The clustering mapping method have doubled the efficiency of both Algorithm I and II's arrays by decreasing number of PEs. Moreover, the new arrays even reducing the space complexity by decreasing the total number of registers required (as comparing Table 1,3 to Table 2,4).




Fig. 12. Schur algorithm - clustering result.




Fig. 13. Back-substitution - clustering result.

Chapter 6. Multi-Rate Array Solution

6.1 Advantage of MRA Solution

For many applications, due to the uniform data propagation of systolic arrays additional delay time for the transmission of data is required which degrades the computational rate and the processor utilization. This additional delay time could be avoided by using the Multi-Rate Array (MRA) structure where the variables are propagated at different rates achieving higher speedup and efficiency [17].

A MRA can be defined as a space-time domain with the following constraints: 1) the data dependencies are spatially and temporally local, and correspond to nearest neighbor interconnections; 2) data dependencies preserve causality; 3) propagation of different variables in the PE can vary. The mapping of an algorithm on a MRA is characterized by the same constraints which are characterizing the mapping of URE on systolic arrays [16].

In MRA, the processing time of the slowest operation is chosen to be the basic time unit, the fast processing operation takes only a fractional part of the basic unit $\frac{1}{f}$. The slowest operation usually involves complex arithmetic calculation with the largest propagation delay and the fast operation can be as simple as propagating values to next processor with short delay. Thus, the hardware can take advantages of different propagation rates to maximize the system throughput. The constraints of this type of MRA [11,12]:

(1)
$$d_{basic} = \lambda_{T}^{T} e_{slow} \ge 1$$

(2)
$$d_{frac} = \lambda_T^T e_{fast} \ge \frac{1}{f}$$

(3)
$$\lambda_T^T \lambda_a \neq 0$$
 (conflict free condition)

6.2 MRA Solution of Algorithm I (Schur Algorithm)

In previous chapters, allocation function has been chosen so that ${\bf v}$ has been stored locally without any propagation is needed; however, n-1 time units has been required for data pre-loading ${\bf u}$ before the computations begins. By changing the allocation function, the steps of data pre-loading can be eliminated; however, the delay of propagating ${\bf v}$ is different from other variables ${\bf u}$ and ${\bf K}$ (as shown in Ch. 4.4.1).

Closer examination of the Algorithm I that the variable \mathbf{v} and \mathbf{u} requires the same hardware complexity both multiplications and additions where the data values \mathbf{u} and \mathbf{K} are transmitted variables and the data values \mathbf{v} is stored locally in previous solutions. The propagation delay of \mathbf{v} is 2, and the propagation delay of \mathbf{u} is only 1. By choosing the processing time of the \mathbf{v} operation to be the basic time unit, the processing time of \mathbf{u} operation is $\frac{1}{2}$ of the basic unit. In this case, it will not have any performance improvement to chose the longest delay to be the basic time unit 1 without increasing the clock rate because both variables \mathbf{u} and \mathbf{v} have the same hardware complexity. Therefore, by adding extra buffers to increase the delay of \mathbf{v} to be 2 as:

(1)
$$d_{basic} = \lambda_T^T e_V = 2$$

(2)
$$d_{frac} = \lambda_T^T e_U = \lambda_T^T e_K = 1.$$

Allocation Function: Fig. 14 shows the projection vector of $\lambda_a^T = [1 \ 0]$. Allocation function: $a(p) = [1 \ 0] p - 1$




Fig. 14. Allocation function of MRA solution.




Fig. 15. MRA simulation realization

CLK	Processor 1		F	Processor 2			processor 3		
1	K ₂	u20	V20						
2	K ₂	u21	V21						
3	K ₂	u22	V22	Кз	u30	v30			
4	K2	u23	V23	Кз	u31	V31			
5				Кз	u32	v32	K4	u40	V40
6				Кз	น33	v33	K4	u41	V4 1
7							K4	u42	V42
8							K4	u43	V43

Table 5. Space-time table of MRA solution.

6.3 Performance Evaluation of MRA Solution

The simulator of MRA shows that by eliminating the data preloading **u**, the array requires only 3n-4 steps to finish the computation of nxn matrix system (see Table. 5). With new allocation function, it also requires n-1 processor units. Each processor element requires an extra buffer for output delay of **v** variables. Speed up on the MRA structure will be:

$$S = \frac{T_S}{T_D} = \frac{n(n-1)}{3n-4}$$

The new MRA solution still has speed up of order O(n), but with about 1/3 increasing in the speed. Number of processor units, which now will be n-1. The efficiency:

$$E = \frac{S}{P} = \frac{n}{3n-4}$$

which the efficiency is close to $\frac{1}{3}$ for large of n.

Chapter 7. Combined Architecture

The final solution is given by

$$x = T^{-1}y = U^{-1}D(U^{T})^{-1}y$$
 (2.5)

where $\mathbf{D}=\text{diag}[u_1,\ldots,u_{(N+1)}];$ \mathbf{U} is an upper triangular matrix obtained from Schur algorithm (Algorithm I). The solution \mathbf{x} of (2.1) can be solved by two back-substitution (Algorithm II). We have obtained the architectures for the decomposition (Algorithm I) and back-substitution (Algorithm II). Example, we will show how to combine both architectures for 6 X 6 Toeplitz matrix.

$$\mathbf{U} = \begin{bmatrix} u10 & u11 & u12 & u13 & u14 & u15 \\ 0 & u21 & u22 & u23 & u24 & u25 \\ 0 & 0 & u32 & u33 & u34 & u35 \\ 0 & 0 & 0 & u43 & u44 & u45 \\ 0 & 0 & 0 & 0 & u54 & u55 \\ 0 & 0 & 0 & 0 & 0 & u65 \end{bmatrix}$$

$$\mathbf{A} = \begin{bmatrix} a11 & a12 & a13 & a14 & a15 & a16 \\ 0 & a22 & a23 & a24 & a25 & a26 \\ 0 & 0 & a33 & a34 & a35 & a36 \\ 0 & 0 & 0 & a44 & a45 & a46 \\ 0 & 0 & 0 & 0 & a55 & a56 \\ 0 & 0 & 0 & 0 & 0 & a66 \end{bmatrix}$$

where $c = A^{-1}b$ for back-substitution. Now let us first consider the first back-substitution step $(U^T)^{-1}y$ which consists

$$\mathbf{U}^{\mathsf{T}} = \begin{bmatrix} u10 & 0 & 0 & 0 & 0 & 0 \\ u11 & u21 & 0 & 0 & 0 & 0 \\ u12 & u22 & u32 & 0 & 0 & 0 \\ u13 & u23 & u33 & u43 & 0 & 0 \\ u14 & u24 & u34 & u44 & u54 & 0 \\ u15 & u25 & u35 & u45 & u55 & u65 \end{bmatrix}$$

In order to use the systolic solution of algorithm II for first back-substitution step, we can rearrange the input order as

$$= \begin{bmatrix} u10 & 0 & 0 & 0 & 0 & 0 \\ u11 & u21 & 0 & 0 & 0 & 0 \\ u12 & u22 & u32 & 0 & 0 & 0 \\ u13 & u23 & u33 & u43 & 0 & 0 \\ u14 & u24 & u34 & u44 & u54 & 0 \\ u15 & u25 & u35 & u45 & u55 & u65 \end{bmatrix}$$

and

$$\begin{bmatrix} b & 6 \\ b & 5 \\ b & 4 \\ b & 3 \\ b & 2 \\ b & 1 \end{bmatrix} = \begin{bmatrix} y & 1 \\ y & 2 \\ y & 3 \\ y & 4 \\ y & 5 \\ y & 6 \end{bmatrix}$$

then the first back-substitution $\mathbf{g} = \mathbf{D}(\mathbf{U}^{\mathsf{T}})^{-1} \mathbf{y}$ can be rearrange as follow

$$\mathbf{g} = \mathbf{D} \begin{bmatrix} a66 & 0 & 0 & 0 & 0 & 0 \\ a56 & a55 & 0 & 0 & 0 & 0 \\ a46 & a45 & a44 & 0 & 0 & 0 \\ a36 & a35 & a34 & a33 & 0 & 0 \\ a26 & a25 & a24 & a23 & a22 & 0 \\ a16 & a15 & a14 & a13 & a12 & a11 \end{bmatrix} \begin{bmatrix} b & 6 \\ b & 5 \\ b & 4 \\ b & 3 \\ b & 2 \\ b & 1 \end{bmatrix}$$

CLK		U from s	ystolic sol	lution of A	Algorithm	
4	u10	-	-	-	_	_
5	•	u11	-	-	-	-
6	-	-	u12	-	-	-
7	-	u21	-	u13	-	-
8	-	-	u22	-	u14	-
9	-	-	-	u23	-	u15
10	-	-	u32	•	u24	-
11	-	-	-	นვვ	•	u25
12	•	-	-	-	u34	-
13	•	-	-	u43	-	u35
14	-	-	•	-	u44	-
15	-	-	-	-	-	u45
16	-	-	-	-	u54	Na.
17	-	-	-	-	-	u55
18	-	-	-	-	-	-
19	-	-	-	-	-	u65

 u_{10} obtained directly from to.

Table 6. Output from systolic solution of Algorithm I.

CLK	Input	data a fo	or systolic	solution	of Algorith	nm II
1	a66	-	-	-	-	-
2	-	a56	•	-	-	•
3	a55	•	a46	-	•	-
4	•	a45	-	a36	-	-
5	a44	-	a35	-	a26	-
6	•	a34	•	a25	-	a16
7	азз	•	a24	-	a15	-
8	-	a23	•	a14	-	-
9	a22	•	a13	-	-	-
10	-	a12	•	•	-	-
11	a ₁₁	-	-	-	-	-

Table 7. Input of systolic solution of Algorithm I.

One should notice that the space-time of data output from Algorithm I solution (Table 6) is not the same as the input of Algorithm II (Table 7). The following procedures shows how to combine the two algorithms.

<u>Procedure I</u>: store the output **U** from systolic solution of Algorithm I into (3n-2 X n) memory cells (as in form of Table 8 starting at CLK=2).

<u>Procedure II</u>: perform parallel shift (see Fig. 16) and produce the output as in the form of Table. 10a which can be directly feed into the input of systolic solution of Algorithm II and also store into a (2n-1 X n) LIFO I which in a last-in-first-out buffer (see Fig. 17).

The output from the systolic solution of Algorithm II can be multiplied by the scaling operator \mathbf{D} to generate result \mathbf{g} and store it into a (1 X n) LIFO II (see Fig. 17). Now, the second step of the back-substitution $\mathbf{x} = \mathbf{U}^{-1}\mathbf{g}$ computation can start. \mathbf{U} is available from LIFO I as in form of Table 10b and \mathbf{g} is available from LIFO II. This is shown in Fig. 17.

For the clustering method, we use the same two procedures described above except one has to separate the output data U from the Algorithm I and then merge the output U rearranged in the parallel shift. The separation and merging can be performed by using transmission gates controlled by Flip-Flops. In this case, the size of LIFO I is reduced into half to $(2n-1 \times \frac{n}{2})$.

Operation Overview

The following steps illustrates the above procedures (also see Fig. 17):




Fig. 16 Parallel shift for manipulating the data **U** which output from Algorithm I's solution to feed into Algorithm II.

CLK	(Order and	position o	f U requi	red for firs	it
		ba	ack-substi	tution ste	∍p	
1	u10	-	-	-	- .	-
2	•	u11	-	-	-	•
3	u21	-	u12	-	-	-
4	•	u22	•	u13	-	•
5	u32	-	u23	-	u14	-
6	-	น33	•	u24	-	u15
7	u43	-	u34	-	u25	-
8	-	u44	•	u35	-	-
9	u54	-	u45	-	-	-
10	-	u55		-	-	-
11	u65	-	_	-	-	

Table 8a. Required order of **U** for first back-substitution step.

CLK	Order and position of U for second back-substitution step								
1	u65	-	-	-	-	-			
2	-	u55	=	-	-	-			
3	u54	-	u45	-	-	-			
4	•	U44	-	u35	-	-			
5	u43	•	u34	-	u14	-			
6	-	น33	-	u24	-	u15			
7	u32	•	u23	-	u25	-			
8	-	u22	-	u13	-				
9	u21	•	u12	-	-	-			
10	-	u11	•	-	-	-			
11	u10	-	-	-	-	-			

Table 8b. Required order of ${\bf U}$ for second back-substitution step.




Figure 17. Overview of combined architecture.

- Stage I: Decompose T to obtain U. This will takes 4n-5 cycles, and the first output will start after n-1 cycle (see Table 6).
- Stage II: The output data **U** from the decomposition (Algorithm I) can be stored into 3n-2 memory cells immediately in one cycle.
- Stage III: Parallel shift **U** for data manipulation, this takes 2n-1 cycles.
- Stage IV: The output of parallel shift **U** enters the linear pipeline array for the back-substitution (Algorithm II) in one cycle. Note that the data is also be stored into LIFO I at the same time. First output of back-substitution array is produced and following data outputs in every two cycle after (see Table 3).
- Stage V: Now we multiply $(\mathbf{U}^T)^{-1}\mathbf{y}$ with the scalar \mathbf{D} to produce \mathbf{g} which can performed after the output from the first back-substitution. This takes one cycle.
- Stage VI: Stores g into LIFO II in one cycle.
- Stage VII: To obtain x, the second back-substitution $U^{-1}g$ will take 2n-1 cycles.

Based on this, input data of T will be provided every two cycles beginning at Stage I (clock = 1) and y also is available in every two cycles starting at Stage IV 4n-3 cycles later. The output of x computed every two cycles beginning after Stage VII (clock = 6n-1). The total computation steps requires then is (4n-5) + 1 + (2n-1) + 1 + 1 + (2n-1) = 8n-3. Time complexity of complete solution is in order of O(n). With clustering method, the solution

requires only n/2 processing elements instead of n developed elsewhere [1].

CLK	U from 0	Cluster Array of A	Igorithm I
4	и10	~	-
5	u11	-	-
6	-	u12	-
7	u21	u13	-
8	-	u22	u14
9	-	u23	u15
10	-	u32	u24
11	-	นვვ	u25
12	-	-	u34
13	-	u43	u35
14	-	-	u44
15	-	•	u45
16	-	-	u54
17	-	-	u55
18	-	-	-
19	-	•	u65

 u_{10} obtained directly from to.

Table 9a. Output from Cluster Array of Algorithm I.

CLK	Order and position of U required for first back-substitution step on Cluster Array							
1	u10	-	-					
2	u11	-	-					
3	u21	u12	-					
4	u22	u13	-					
5	u32	u23	u14					
6	น33	u24	u15					
7	u43	u34	u25					
8	u44	u35	-					
9	u54	u45	-					
10	u55	-	-					
11	u65	-	-					

Table 9b. ${\bf U}$ for Cluster Array of first back-substitution step.

Summary

Effective pipelinability, regularity and synchronization of systolic array structure provide an ideal implementation environment. Different solutions of Toeplitz have been obtained at the performance is summarized into Table 10 and 11. These three solutions (systolic, clustering, and MRA) have achieved linear computational complexity, space, and speed up. Efficiency vs n (size of matrix) for different solutions have been plotted on Fig. 18 and Fig. 19. The clustering mapping method has the highest efficiency as compared to other cases.

The clustering mapping method increasing the efficiency by a factor of δ ; however, it doesn't has 100% efficiency which is because the array have to pre-load and un-load the data. The processors will be idle for some time units to load the first data once it finishes all computations, it becomes idle again but not all the processors stop at the same time. Hence, the utilization of a processor should be defined as the ratio of its active time over the whole computation time. Indeed, in many applications, the samples of real-time process come in infinitely. The time correspond to the execution of an infinity of identical computations, speed up and efficiency are then in steady state. Speed up (S) will be close to number of processors (P). Efficiency (E) will be close to 100%. Since in this case one neglects the amount of time spent in loading the data and unloading the results [2,3].

Multi-Rate Array solution of Schur algorithm reduces the number of computational steps by 25%; however, it requires n-1 processing elements as in comparison to n/2 of clustering mapping method. Since the computations of $\bf u$ and $\bf v$ variables have the same complexity, MRA solution cannot take advantage of short propagation rate of $\bf u$ to provide additional two fold of speed up. There may have some cases that clustering method and MRA can be combined to both reduce number of processing elements and enhance the speed. However, in solving the Toeplitz system, solution of MRA has δ equal

to one, the number of processing elements cannot be reduced by using clustering mapping method.

	Systolic Solution	Clustering Mapping	Multi-Rate Array
No. of PEs	n	<u>n</u> 2	n-1
No. of Registers per PE	3	4	3
No. of Delay Buffers per PE	0	0	1
No. of Steps	4n-5	4n-5	3n-4
Speed Up	<u>n²-n</u> 4n-5	<u>n²-n</u> 4n-5	<u>n(n-1)</u> 3n-4
Efficiency	<u>n-1</u> 4n-5	<u>2(n-1)</u> 4n-5	<u>n</u> 3n-4
Computational Complexity	O(n)	O(n)	O(n)
Order of Space	O(n)	O(n)	O(n)
Order of Speed Up	O(n)	O(n)	O(n)
Pipeline Rate	1/2	1	1

Table 10. Summary of solutions of Schur algorithm.

	Systolic Solution	Clustering Mapping
	Systolic Solution	Clustering Mapping
No. of PEs		<u>n</u> 2
	n	2
Max. No. of Registers		
per PE	4	4
No. of Steps	2n-1	2n-1
Speed Up	n(n+1)_	n(n+1)
	2(2n-1)	2(2n-1)
Efficiency	<u>n+1</u>	<u>n+1</u>
·	2(2n-1)	2n-1
Computational		
Complexity	O(n)	O(n)
Order of Space	O(n)	O(n)
Order of Speed Up	O(n)	O(n)
Pipeline Rate	1	
•	$\frac{\overline{2}}{2}$	1

Table 11. Summary of solutions of Back-substitution.




Fig. 18 Efficiency Vs n for Algorithm I (Decomposition)





Fig. 19. Efficiency Vs n for Algorithm II (Back-substitution)

References

- [1] Sun-Yuan Kung and Yu Hen Hu, "A highly concurrent algorithm and pipelined architecture for solving Toeplitz systems", IEEE Trans. on ASSP, Vol. 31, No. 1, Feb. 1983.
- [2] Xiaoxiong Zhong and Sanjay Rajopadhye, "Synthesizing fully efficient systolic arrays", Computer Science Dept., University of Oregon., 1991.
- [3] J. P. Charlier, M. Vanbegin and P. Van Dooren, "Systolic algorithms for digital signal processing", Philips Journal of Research, Vol. 43, pp. 268-290, Nos 3/4, 1988.
- [4] D. I. Moldovan and J. A. B. Fortes, "Partitioning and mapping algorithms into fixed-size systolic arrays", IEEE Trans. Computers, Vol. C-35, No. 1, pp. 1-12, Jan. 1986.
- [5] W. L. Miranker and A. Winkler, "Spacetime representations of computational structures", Computing, Vol. 32, pp. 93-114, 1984.
- [6] H. T. Kung, "Why systolic architectures", IEEE Computer, pp. 37-45, Jan. 1982.
- [7] Yoav Yaacoby and Peter R. Cappello, "Scheduling a system of affine recurrence equations onto a systolic array", Dept. of Electrical & Computer Engineering, and Dept. of Computer Science, U. of California, Santa Barbara, 1988.
- [8] Sanjay V. Rajopadhye and Richard M. Fujimoto, "Synthesizing systolic arrays form recurrence equations", Parallel Computing, 1988.

- [9] R. M. Karp, R. E. Miller, and S. Winogard, "The organization of computations for uniform recurrence equations", JACM 14, 3, pp. 563-590, July 1967.
- [10] Sanjay V. Rajopadhye, "Synthesizing systolic arrays with control signals from recurrence equations", Distributed Computing, pp. 88-105, May 1989.
- [11] S. Kiaei and L. Aihua, "Analysis of multi-rate/bounded broadcast", Technical Report, Electrical and Computer Engineering Dept., Oregon State University, 1989.
- [12] L. Aihua and S. Kiaei, "VLSI design of multi-rate arrays for DSP algorithms", 1990 Int. Conf. on ASSP, New Mexico.
- [13] P. Quinton, "The systematic design of systolic arrays", IRISA Research Report, No. 193, 1983.
- [14] Sailesh Rao, "Regular iterative algorithms and their implementations on processor arrays", PhD thesis, Standard University, Information System Lab., Standard, CA, Oct. 1985.
- [15] A. V. Oppenheim, Ed., Applications of Digital Signal Processing, Englewood cliffs, NJ: Prentice-Hall, 1978.
- [16] Patrick M. Lenders and Sayfe Kiaei, "Synthesis and Automatic Derivation of Multi-Dimensional MRA's", Submitted to IEEE Transaction on Parallel and Distributes Computing, 1991.
- [17] Sayfe Kiaei, "Synthesis and Systematic Derivation of Multi-Rate VLSI Arrays", Dept. of Electrical and Computer Engineering, Oregon State University, 1991.
- [18] Christophe P. Rialan and Louis L. Scharf, "Fast algorithms for computing QR and Cholesky factors of Toeplitz operators", IEEE Trans. on ASSP, Vol. 36, No. 11, pp. 1740-1747, Nov. 1988.

- [19] J. R. Bunch, "Stability of Methods for solving Toeplitz systems of equations", SIAM J. Sci. Statist. Comput., pp. 349-364, Vol. 6, 1985.
- [20] Golub H. Golub and Charles F. Van Loan, "Matrix computations", The Johns Hopkins University Press.
- [21] F. de Hoog, "A new algorithm for solving Toeplitz systems of equations", Lin. Algebra Appl., pp. 122-138, 1987.
- [22] Jean Marc Delosme and Ilse C. F. Ipsen, "Efficient systolic arrays for the solution of Toeplitz systems: An illustration of a methodology for the construction of systolic architectures in VLSI", Research Report YALEU/DCS/RR-370, June 1985.
- [23] Gregory S. Ammar and William B. Gragg, "Numerical experience with a superfast real Toeplitz solver", Naval Postgraduate School, NPS-53-89-008, Feb. 1989.
- [24] Ben Manuto and Sanjay V. Rajopadhye, Systolic Array Simulator, Computer Science Department, University of Oregon.



Appendix A. Simulation Code of Systolic Solution for Schur Algorithm

```
(Toeplitz_Matrix
 ;processor type-a declaration.
 ((ptype-a
  (var
    (vreg float 0)
    (ureg float 0)
    (kreg float 0)
    (clk int 0))
   (inputs
    (v float 0)
   (u float 0)
    (k float 0))
   (outputs
    (u float 0 (-1 0) 0)
   (k float 0 (1 0) 0))
  (code
     ;initialize v registers at clk 0.
    ((if (equal? clk 0)
       (begin
        (set! vreg v.in)
        (set! ureq u.in)
        (set! kreg k.in)
         (set! u.out (+ ureg (* kreg vreg)))
         (set! vreg (+ vreg (* kreg ureg)))
        (set! ureg u.out)
        (set! k.out kreg)
         (set! clk (+ clk 1)))
       (begin
        (set! ureg u.in)
        (set! kreg k.in)
         (set! u.out (+ ureg (* kreg vreg)))
         (set! vreg (+ vreg (* kreg ureg)))
        (set! ureg u.out)
        (set! k.out kreg)
         (set! clk (+ clk 1)))
      ))
```

```
))
 ;declaration of processor type-b.
(ptype-b
 (var
  (vreg float 0)
  (ureg float 0)
  (kreg float 0)
  (clk int 0))
 (inputs
  (v float 0)
  (u float 0)
  (k float 0))
 (outputs
  (u float 0 (-1 0) 0)
  (k float 0 (1 0) 0))
(code
   ;initialize v registers at clk 0.
  ((if (equal? clk 0)
     (begin
       (set! vreg v.in)
       (set! ureg u.in)
        (set! kreg (* (/ (- 0 ureg) vreg) k.in))
       (set! u.out (+ ureg (* kreg vreg)))
       (set! vreg (+ vreg (* kreg ureg)))
       (set! ureg u.out)
       (set! k.out kreg)
       (set! clk (+ clk 1)))
     (begin
       (set! ureg u.in)
        (set! kreg (* (/ (- 0 ureg) vreg) k.in))
       (set! u.out (+ ureg (* kreg vreg)))
       (set! vreg (+ vreg (* kreg ureg)))
       (set! ureg u.out)
       (set! k.out kreg)
       (set! clk (+ clk 1)))
     ))
  )))
((instantiate ptype-a (line (2) (4)))
 (instantiate ptype-b (point (1))))
```

```
(); no connections need be specified.
  ((input-data
   ((v gets v-inputs from (1) to (4)))
   (input (i = 1)
        (j = pp.i))
   (input-data
   ((u gets u-inputs at (4)))
   (input (i = 1)
        (i = t))
   (input-data
   ((k gets k-inputs at (1)))
   (input (i = 1)
        (i = t)))
  (output-data
  ((k at (4)))))
Sample data
(v-inputs
(6789)
(u-inputs
(3 0 4 0 5 0 0 0 0 0 0 0 0 0 0 0 0))
(k-inputs
(0\ 0\ 0\ 1\ 0\ 1\ 0\ 1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0))
```

Appendix B. Simulation Code of Clustering Mapping Method for Schur Algorithm

```
(Toeplitz_Matrix
 ;declaration of processor type-a.
 ((ptype-a
  (var
    (v_o float 9)
    (v_e float 8)
    (ureg float 0)
    (kreg float 0)
    (temp float 0)
    (clk int 0))
   (inputs
   (u float 0)
    (k float 0))
   (outputs
   (u float 0 (-1 0) 0)
    (k float 0 (1 0) 0))
  (code
    ((if (equal? (modulo clk 2) 0)
        ;even cycle operation.
       (begin
        (set! kreg k.in)
         (set! temp (+ ureg (* kreg v_e)))
         (set! v_e (+ v_e (* kreg ureg)))
        (set! ureg temp)
        (set! u.out ureg)
        (set! clk (+ clk 1)))
       ;odd cycle operation.
       (begin
        (set! ureg u.in)
         (set! temp (+ ureg (* kreg v_o)))
        (set! v_o (+ v_o (* kreg ureg)))
        (set! ureg temp)
        (set! k.out kreg)
        (set! clk (+ clk 1)))
      ))
  ))
```

```
;declaration of processor type-b.
 (ptype-b
 (var
  (v_o float 7)
  (v_e float 6)
  (ureg float 0)
  (kreg float 0)
  (temp float 0)
  (clk int 0))
 (inputs
  (u float 0)
  (k float 0))
 (outputs
  (u float 0 (-1 0) 0)
  (k float 0 (1 0) 0))
(code
  ((if (equal? (modulo clk 2) 0)
      even cycle operation.
     (begin
        (set! kreg (* (/ (- 0 ureg) v_e) k.in))
       (set! temp (+ ureg (* kreg v_e)))
       (set! v_e (+ v_e (* kreg ureg)))
       (set! ureg temp)
      (set! u.out ureg)
       (set! clk (+ clk 1)))
      ;odd cycle operation.
     (begin
      (set! ureg u.in)
       (set! temp (+ ureg (* kreg v_o)))
       (set! v_o (+ v_o (* kreg ureg)))
       (set! ureg temp)
       (set! k.out kreg)
       (set! clk (+ clk 1)))
     ))
 )))
((instantiate ptype-a (point (2)))
 (instantiate ptype-b (point (1))))
```

```
(); no connections need be specified.
 ((input-data
   ((u gets u-inputs at (2)))
   (input (i = 1)
        (j = t))
  (input-data
   ((k gets k-inputs at (1)))
   (input (i = 1))
        (j = t)))
 (output-data
  ((k at (2)))))
Sample data
(u-inputs
(0\ 3\ 0\ 4\ 0\ 5\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0))
(k-inputs
(0\ 0\ 0\ 0\ 1\ 0\ 1\ 0\ 1\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0))
```

Appendix C. Simulation Code of MRA Solution for Schur Algorithm

```
(Toeplitz_Matrix
 ;declaration of processor type-a.
 ((ptype-a
  (var
    (ureg float 0)
    (kreg float 0)
    (vreg float 0)
   (clk int 0))
   (inputs
   (v float 0)
   (u float 0)
   (k float 0))
   (outputs
   (v float 0 (1 0) 1)
   (u float 0 (1 0) 0))
  (code
   ;check divided by zero.
   ((if (equal? (+ v.in 0.0) 0.0)
       (begin
        (set! kreg kreg)
         (set! u.out (+ u.in (* kreg v.in)))
         (set! v.out (+ v.in (* kreg u.in)))
        (set! urea u.out)
        (set! vreg v.out)
         (set! clk (+ clk 1)))
       (begin
         (set! kreg (+ (* (/ (- 0 u.in) v.in) k.in) kreg))
         (set! u.out (+ u.in (* kreg v.in)))
         (set! v.out (+ v.in (* kreg u.in)))
        (set! ureg u.out)
        (set! vreg v.out)
         (set! clk (+ clk 1)))
     ))
   )))
 ((instantiate ptype-a (line (1) (3))))
```

```
(); no connections need be specified.
 ((input-data
   ((k gets k-inputs from (1) to (3)))
  (input (i = t)
       (j = pp.i)))
  (input-data
   ((u gets u-inputs at (1)))
  (input (i = 1)
       (i = t))
  (input-data
   ((v gets v-inputs at (1)))
  (input (i = 1)
       (j = t))))
 (output-data
 ((u at (3)))))
Sample data
(v-inputs
(6789000000000000000000000)
(u-inputs
(k-inputs
(1 \ 0 \ 0)
(0\ 0\ 0)
(0\ 1\ 0)
(0\ 0\ 0)
(0\ 0\ 1)
(0\ 0\ 0)
(0\ 0\ 0))
```

Appendix D. Simulation Code of Systolic Solution for Back-Substitution

(Back_Substitution

```
processor type-a declaration.
((ptype-a
 (var
  (sreg float 0)
  (xreg float 0)
  (clk int 0))
 (inputs
  (s float 0)
  (x float 0)
  (a float 0))
 (outputs
  (s float 0 (-1 0) 0)
  (x float 0 (1 0) 0))
 (code
  ((if (equal? clk 0)
     (begin
       (set! xreg x.in)
       (set! sreg s.in)
       (set! sreg (+ sreg (* a.in xreg)))
       (set! x.out xreg)
       (set! s.out sreg)
       (set! clk (+ clk 1)))
     (begin
       (set! xreg x.in)
       (set! sreg s.in)
       (set! sreg (+ sreg (* a.in xreg)))
       (set! x.out xreg)
       (set! s.out sreg)
       (set! clk (+ clk 1)))
     ))
 ))
 ;declaration of processor type-b.
 (ptype-b
 (var
  (sreg float 0)
  (xreg float 0)
```

```
(clk int 0))
  (inputs
   (s float 0)
   (x float 0)
   (a float 0)
   (b float 0))
  (outputs
   (s float 0 (-1 0) 0)
   (x float 0 (1 0) 0))
 (code
   ((if (equal? (+ a.in 0.0) 0.0)
      (begin
       (set! xreg x.in)
       (set! sreg s.in)
       (set! sreg 0)
        (set! xreg sreg)
        (set! s.out sreg)
        (set! x.out xreg)
        (set! clk (+ clk 1)))
      (begin
       (set! xreg x.in)
       (set! sreg s.in)
        (set! sreg (/ (- b.in sreg) a.in))
       (set! xreg sreg)
       (set! s.out sreg)
       (set! x.out xreg)
        (set! clk (+ clk 1)))
     ))
  )))
((instantiate ptype-a (line (2) (4)))
 (instantiate ptype-b (point (1))))
(); no connections need be specified.
((input-data
  ((s gets s-inputs at (4)))
  (input (i = 1))
       (j = t))
 (input-data
  ((a gets a-inputs from (1) to (4)))
```

```
(input (i = t)
       (j = pp.i))
  (input-data
  ((x gets x-inputs at (1)))
  (input (i = 1)
       (j = t))
  (input-data
  ((b gets b-inputs at (1)))
  (input (i = 1)
       (j = t))))
 (output-data
 ((s at (1)))))
Sample data
(s-inputs
(a-inputs
(1 \ 0 \ 0 \ 0)
(0 \ 3 \ 0 \ 0)
(2 0 6 0)
(0.5 0.10)
(4 0 9 0)
(0800)
(7 \ 0 \ 0 \ 0)
(0\ 0\ 0\ 0)
(0\ 0\ 0\ 0)
(0\ 0\ 0\ 0))
(x-inputs
(b-inputs
(1\ 0\ 2\ 0\ 3\ 0\ 4\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0))
```

Appendix E. Simulation Code of Clustering Mapping Method for Back-Substitution

(Back_Substitution ;processor type-a declaration. ((ptype-a (var (sreg float 0) (xreg float 0) (clk int 0)) (inputs (s float 0) (x float 0) (a float 0)) (outputs (s float 0 (-1 0) 0) (x float 0 (1 0) 0)) (code ((if (equal? (modulo clk 2) 0) (begin (set! xreg x.in) (set! sreg (+ sreg (* a.in xreg))) (set! s.out sreg) (set! clk (+ clk 1))) (begin (set! sreg s.in) (set! sreg (+ sreg (* a.in xreg))) (set! x.out xreq) (set! clk (+ clk 1))))))) ;declaration of processor type-b. (ptype-b (var (sreg float 0) (xreg float 0) (clk int 0)) (inputs (s float 0)

(x float 0)

```
(a float 0)
   (b float 0))
  (outputs
   (s float 0 (-1 0) 0)
   (x float 0 (1 0) 0))
 (code
   ((if (equal? (modulo clk 2) 0)
      (begin
       (set! xreg x.in)
        (set! sreg (/ (- b.in sreg) a.in))
       (set! xreg sreg)
       (set! s.out sreg)
        (set! clk (+ clk 1)))
      (begin
       (set! sreg s.in)
        (set! sreg (+ sreg (* a.in xreg)))
       (set! x.out xreg)
        (set! clk (+ clk 1)))
     ))
  )))
((instantiate ptype-a (point (2)))
 (instantiate ptype-b (point (1))))
(); no connections need be specified.
((input-data
  ((s gets s-inputs at (2)))
 (input (i = 1))
       (j = t))
 (input-data
  ((a gets a-inputs from (1) to (2)))
 (input (i = t))
       (j = pp.i))
 (input-data
  ((x gets x-inputs at (1)))
 (input (i = 1)
       (j = t))
 (input-data
```

```
((b gets b-inputs at (1)))
  (input (i = 1)
      (j = t))))
 (output-data
 ((s at (1)))))
Sample data
(s-inputs
(a-inputs
(1\ 0)
(3\ 0)
(26)
(5 10)
(49)
(8\ 0)
(7\ 0)
(0\ 0)
(0\ 0)
(0\ 0))
(x-inputs
(b-inputs
(1\ 0\ 2\ 0\ 3\ 0\ 4\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0\ 0))
```