This paper is concerned with the design of a 21-bit metal-oxide-semiconductor field-effect transistor (MOSFET) integrated circuit static shift register.

This circuit consists of three separate 1, 4, and 16-bit static shift registers constructed on a single monolithic chip, each with independent input and output terminals.

Type D flip-flops are used to implement each bit of delay, enabling data to be stored indefinitely between clock pulses.

This design requires only one power supply and one external clock. Three clocks are generated internally. By appropriate connections, 1 bit, 4 bits, 5 bits, 16 bits, 17 bits, 20 bits and 21 bits may be obtained.

The circuit operates between DC and 800 KHz clock rates. It consists of 162 devices on a chip size of 62 mils x 47 mils.
A MOSFET INTEGRATED CIRCUIT SHIFT REGISTER

by

David Wei Chen

A THESIS

submitted to

Oregon State University

in partial fulfillment of
the requirements for the
degree of

Master of Science

June 1969
APPROVED:

Redacted for Privacy

*Associate Professor of Electrical and Electronics Engineering*

Redacted for Privacy

*Head of Department of Electrical and Electronics Engineering*

Redacted for Privacy

*Dean of Graduate School*

Date thesis is presented *Jan 24, 1969*

Typed by Erma McClanathan for David Wei Chen
ACKNOWLEDGMENT

I wish to extend my sincere appreciation to Professor James C. Looney, major professor, and Mr. Steven T. Ou, senior engineer at Texas Instruments, Inc., for their invaluable help and guidance throughout this study.

My appreciation also goes to Dr. Clinton Kuo, senior engineer, Mr. James Doherty and Mr. David Leonard, MOS design engineers at Texas Instruments, Inc., for reviewing the manuscript and for providing many helpful suggestions.
# TABLE OF CONTENTS

<table>
<thead>
<tr>
<th>Chapter</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>I. INTRODUCTION</td>
<td>1</td>
</tr>
<tr>
<td>II. THEORETICAL ANALYSIS</td>
<td>2</td>
</tr>
<tr>
<td>a. MOSFET Characteristics</td>
<td>2</td>
</tr>
<tr>
<td>(i) Drain Current</td>
<td>4</td>
</tr>
<tr>
<td>(ii) Conductance and Turn-on Resistance</td>
<td>7</td>
</tr>
<tr>
<td>(iii) Capacitance</td>
<td>8</td>
</tr>
<tr>
<td>b. MOSFET Inverter</td>
<td>9</td>
</tr>
<tr>
<td>(i) Saturated MOSFET Load Device</td>
<td>13</td>
</tr>
<tr>
<td>(ii) Non-saturated MOSFET Load Device</td>
<td>16</td>
</tr>
<tr>
<td>(iii) Power Consumption of MOSFET Inverter</td>
<td>18</td>
</tr>
<tr>
<td>c. Transient Response</td>
<td>18</td>
</tr>
<tr>
<td>(i) Turn-off Time</td>
<td>18</td>
</tr>
<tr>
<td>(ii) Turn-on Time</td>
<td>22</td>
</tr>
<tr>
<td>d. Static Shift Register</td>
<td>25</td>
</tr>
<tr>
<td>III. DESIGN OF A 21-BIT MOSFET STATIC SHIFT REGISTER</td>
<td>28</td>
</tr>
<tr>
<td>a. Output Buffer and Last Bit</td>
<td>32</td>
</tr>
<tr>
<td>b. Next to Last Bit</td>
<td>37</td>
</tr>
<tr>
<td>c. Internal Bit and First Bit</td>
<td>39</td>
</tr>
<tr>
<td>d. Clock Generator</td>
<td>40</td>
</tr>
<tr>
<td>IV. EXPERIMENTAL RESULTS</td>
<td>44</td>
</tr>
<tr>
<td>a. Design</td>
<td>44</td>
</tr>
<tr>
<td>b. Electrical Characteristics</td>
<td>57</td>
</tr>
<tr>
<td>V. CONCLUSIONS</td>
<td>66</td>
</tr>
<tr>
<td>BIBLIOGRAPHY</td>
<td>67</td>
</tr>
</tbody>
</table>
## LIST OF FIGURES

<table>
<thead>
<tr>
<th>Figure</th>
<th>Description</th>
<th>Page</th>
</tr>
</thead>
<tbody>
<tr>
<td>1.</td>
<td>P-channel MOSFET</td>
<td>3</td>
</tr>
<tr>
<td>2.</td>
<td>Active Region of Operation for the MOSFET</td>
<td>5</td>
</tr>
<tr>
<td>3.</td>
<td>A Typical MOSFET Inverter Circuit with a MOSFET as a Load Resistor</td>
<td>5</td>
</tr>
<tr>
<td>4.</td>
<td>Drain Characteristics of MOSFET Inverter with Load Line</td>
<td>11</td>
</tr>
<tr>
<td>5.</td>
<td>Transfer Characteristics of MOSFET Inverter with a Load Resistor</td>
<td>11</td>
</tr>
<tr>
<td>6.</td>
<td>The Direction of Current Flow in a MOSFET Inverter</td>
<td>12</td>
</tr>
<tr>
<td>7.</td>
<td>The Direction of Current Flow in a MOSFET Load Device</td>
<td>12</td>
</tr>
<tr>
<td>8.</td>
<td>Normalized Theoretical Voltage Transfer Characteristics for a Saturated MOSFET Load Device</td>
<td>15</td>
</tr>
<tr>
<td>9.</td>
<td>Turn-off Case of a MOSFET Inverter</td>
<td>19</td>
</tr>
<tr>
<td>10.</td>
<td>Turn-off Characteristics. Normalized Output Voltage $v_o/V_0$ as a Function of the Normalized Time $t/\tau_{sc}$</td>
<td>19</td>
</tr>
<tr>
<td>11.</td>
<td>Turn-on Case of a MOSFET Inverter</td>
<td>23</td>
</tr>
<tr>
<td>12.</td>
<td>Static Shift Register with Clock Waveforms Shown as a Timing Reference</td>
<td>26</td>
</tr>
<tr>
<td>13.</td>
<td>Logic Block Diagram of 21-bit Static Shift Register</td>
<td>29</td>
</tr>
<tr>
<td>14.</td>
<td>Circuit Diagram of Output Buffer and Last Bit</td>
<td>33</td>
</tr>
<tr>
<td>15.</td>
<td>Circuit Diagram of 21-bit Static Shift Register</td>
<td>38</td>
</tr>
<tr>
<td>16.</td>
<td>Circuit Diagram of Internal Clock Generator with Timing Diagram of the Four Clock Phase</td>
<td>41</td>
</tr>
<tr>
<td>Figure</td>
<td>Description</td>
<td></td>
</tr>
<tr>
<td>--------</td>
<td>-------------</td>
<td></td>
</tr>
<tr>
<td>17.</td>
<td>Basic Cell of First Bit of 4-bit Static Shift Register and 16-bit Static Shift Register... 47</td>
<td></td>
</tr>
<tr>
<td>18.</td>
<td>Basic Cell of Second Bit of 4-bit Static Shift Register and 16-bit Static Shift Register... 48</td>
<td></td>
</tr>
<tr>
<td>19.</td>
<td>Basic Cell of Next to Last Bit of 4-bit Static Shift Register and 16-bit Static Shift Register... 49</td>
<td></td>
</tr>
<tr>
<td>20.</td>
<td>Basic Cell of Last Bit of 4-bit Static Shift Register and 16-bit Static Shift Register... 50</td>
<td></td>
</tr>
<tr>
<td>21.</td>
<td>Basic Cell of Last Bit of 1-bit Static Shift Register... 51</td>
<td></td>
</tr>
<tr>
<td>22.</td>
<td>Basic Cell of Output Push-pull Buffer... 52</td>
<td></td>
</tr>
<tr>
<td>23.</td>
<td>Basic Cell of Clock Generator... 53</td>
<td></td>
</tr>
<tr>
<td>24.</td>
<td>Physical Layout of 21-bit Static Shift Register... 54</td>
<td></td>
</tr>
<tr>
<td>25.</td>
<td>Connection Diagram of 21-bit Static Shift Register... 56</td>
<td></td>
</tr>
<tr>
<td>26.</td>
<td>Typical Timing Diagram of 21-bit Static Shift Register... 60</td>
<td></td>
</tr>
<tr>
<td>27.</td>
<td>1-bit Static Shift Register Waveforms... 61</td>
<td></td>
</tr>
<tr>
<td>28.</td>
<td>4-bit Static Shift Register Waveforms... 61</td>
<td></td>
</tr>
<tr>
<td>29.</td>
<td>5-bit Static Shift Register Waveforms... 62</td>
<td></td>
</tr>
<tr>
<td>30.</td>
<td>16-bit Static Shift Register Waveforms... 62</td>
<td></td>
</tr>
<tr>
<td>31.</td>
<td>17-bit Static Shift Register Waveforms... 63</td>
<td></td>
</tr>
<tr>
<td>32.</td>
<td>20-bit Static Shift Register Waveforms... 63</td>
<td></td>
</tr>
<tr>
<td>33.</td>
<td>21-bit Static Shift Register Waveforms... 64</td>
<td></td>
</tr>
<tr>
<td>34.</td>
<td>Rise and Fall Time of the Output Wave with Clock... 64</td>
<td></td>
</tr>
<tr>
<td>35.</td>
<td>Linear Regression Line of Best Fit to the Data for Power Consumption Versus Drain Supply Voltage... 65</td>
<td></td>
</tr>
<tr>
<td>Table</td>
<td>Description</td>
<td>Page</td>
</tr>
<tr>
<td>-------</td>
<td>-------------</td>
<td>------</td>
</tr>
<tr>
<td>I.</td>
<td>Expressions for $I_{sc}$, $m$, and $V_0$</td>
<td>18</td>
</tr>
<tr>
<td>II.</td>
<td>W/L Ratios of 21-bit Static Shift Register</td>
<td>45</td>
</tr>
</tbody>
</table>
A MOSFET INTEGRATED CIRCUIT SHIFT REGISTER

I. INTRODUCTION

Metal-oxide-semiconductor field-effect transistor (MOSFET) shift registers are at present the most popular MOSFET digital integrated circuit. They offer large bit capacities with attendant advantages of small size, low power consumption, and low cost as compared to other shift register devices. In addition to replacing existing shift registers in many applications they can be used to perform functions that were not practical with conventional components. High capacity digital delay lines and recirculating memories are among the most obvious applications. Industrial uses involving serial data transmission and storage can also benefit from the utilization of MOSFET shift registers.

This paper is intended to present the theoretical analysis, design methods, and results of the design of a 21-bit MOSFET static shift register.
II. THEORETICAL ANALYSIS

a. MOSFET Characteristics

The basic structure of a typical p-channel MOSFET is shown in Figure 1. The substrate is a chip of N-type silicon which serves as the supporting structure for the device. The two p⁺ regions, called the source and drain, respectively, are obtained by diffusing two wells of boron impurity into the substrate. In operation, these regions are connected by an induced p region known as the "channel."

The surface of the silicon is covered by a protective layer of silicon oxide formed during the silicon planar process. The gate, which is the control element of the MOSFET, consists of a layer of aluminum covering the surface between the source and drain. It is electrically insulated from the source and drain by the oxide, which is much thinner in this region than elsewhere and is therefore called the "thin-oxide" region to distinguish it from the surrounding "thick-oxide" regions. Aluminum contacts to the source and drain are provided.

If the gate, source, and substrate are grounded and a negative voltage is applied to the drain, no current will flow between source and drain, since the source and drain are isolated from each other by the reverse-biased drain-to-substrate p-n junction. If a voltage more negative than a certain threshold value, \( V_T \), is applied to the gate, the
Figure 1. P-channel MOSFET.
surface of the N-type silicon "inverts," becoming p-type. This inverted region, called the "channel," connects the source and drain, providing a path for conduction of charge carriers between them.

The type of channel is determined classically by the type of majority carrier in the channel, and the mode of operation is related to the state of the channel at zero gate bias. If the channel must be formed before conduction can occur, it is called "enhancement-mode." A P-channel enhancement-mode MOSFET structure is assumed throughout this paper.

A useful feature of the MOSFET is that the gate-to-source capacitance can be used as a temporary memory storage element. Thus even if the gate supply is temporarily removed, the voltage remains stored on the gate.

(i) Drain Current

The active region of operation for the MOSFET is divided into two parts shown in Figure 2: the non-saturation region and the saturation region. The theoretical drain current expressions in each of these regions are given as follows (4):

\[
I_D = \frac{\mu_p C_{ox}}{2 L} \frac{W}{t_{ox}} \left[ 2(v_{GS} - v_T) v_{DS} - v_{DS}^2 \right],
\]

\[
\left| v_{GS} - v_T \right| > \left| v_{DS} \right| \quad (\text{non-saturated region}).
\]
Figure 2. Active region of operation for the MOSFET.

Figure 3. A typical MOSFET inverter circuit with a MOSFET as a load resistor.
\[ I_D = \frac{\mu_p \epsilon_{ox}}{2t_{ox}} \left[ \frac{W}{L} \left( V_{GS} - V_T \right)^2 \right], \]
\[ \left| V_{GS} - V_T \right| < \left| V_{DS} \right| \quad \text{(saturated region).} \]

Where:

- \( \mu_p \) is the average surface mobility of holes in the channel.
- \( \epsilon_{ox} \) is the dielectric constant of the oxide layer. \( 3.38 \times 10^{-13} \text{ farads/cm} \) is the value used here.
- \( t_{ox} \) is the thickness of the oxide under the gate, typically 1200Å.
- \( W \) is the width of the channel.
- \( L \) is the length of the channel in the direction of current flow.
- \( V_{GS} \) is the voltage from gate to source.
- \( V_T \) is the threshold voltage.
- \( V_{DS} \) is the voltage from drain to source.

To simplify these equations, it is convenient to define two new parameters, \( K \) and \( K' \), as follows:

\[ K = K' \frac{W}{L}, \quad \text{and} \]
\[ K' = \frac{\mu_p \epsilon_{ox}}{2t_{ox}}. \]
The drain current expressions become

\[ I_D = K \left[ 2(V_{GS}-V_T) V_{DS}^2 \right] \]  \hspace{1cm} (3)

for \( |V_{GS}-V_T| > |V_{DS}| \), and

\[ I_D = K \left[ V_{GS}-V_T \right]^2 \]  \hspace{1cm} (4)

for \( |V_{GS}-V_T| \leq |V_{DS}| \).

The parameter \( K \) is fixed by the process; it is not a design variable. The parameter \( K \), on the other hand, is determined by the device topology. A typical value of \( K \) for normal processing is \( 2.6 \text{ mhos/volt} \).

Theoretical drain characteristics can be determined from the equations. The fact that the characteristics of the device depend upon the ratio \( W/L \) is of major importance in the procedures for design of MOSFET circuits.

(ii) Conductance and Turn-on Resistance

Normally the parameter of transconductance is determined in the active operating region of the device, which is the saturation region. In this region it can be evaluated from the theoretical current expressions:

\[ g_m = \left. \frac{\partial I_D}{\partial V_G} \right|_{V_{DS}} = 2K \left[ V_{GS}-V_T \right]. \]  \hspace{1cm} (5)

The theoretical expression for \( g_m \) shows that this parameter is directly proportional to the ratio of \( W/L \) and also to the voltage \( (V_{GS}-V_T) \).

Another parameter which is of interest in switching
applications is the resistance $R_{on}$ of the device when it is turned on and operating in the non-saturated region. This is defined as

$$R_{on} = \frac{\partial V_D}{\partial I_D} \bigg|_{V_{GS}} = \frac{1}{K \left[ 2 (V_{GS} - V_T) - 2V_{DS} \right]}.$$

Since the current curves are nearly linear over much of the non-saturated region, this value can be approximated by the value at the origin (i.e., as $V_{DS}$ goes to 0), giving

$$R_{on} \approx \frac{1}{2K(V_{GS} - V_T)} = \frac{1}{g_m}.$$  \hspace{1cm} (6)

(iii) Capacitance

There are two kinds of capacitance associated with the MOSFET: intrinsic and parasitic capacitance.

The intrinsic capacitance is due to the charge stored on the gate and in the channel of the device. It is defined as the total value of the gate-oxide-silicon parallel plate capacitance. It depends upon the oxide thickness, and is given by the expression (4):

$$C_o = \frac{\varepsilon_{oxide}}{t_{oxide}} \quad \text{(area of gate)}. \hspace{1cm} (7)$$

For an oxide thickness of 1200Å

$$C_o = 0.19 \frac{pf}{mil^2}.$$

The parasitic capacitances fall into two areas: The junction capacitance which is related to the back-bias diffused junctions of the drain and source, and the
overlap capacitance due to the gate metal overlapping into the drain and source areas. Junction capacitance is dependent on the amount of reverse bias and is found to be given approximately by the formula
\[
C = \frac{0.08}{3\sqrt{0.6 + V_R}} \text{ pf/mil}^2 ,
\]
where \( V_R \) is the amount of the reverse bias voltage (13). 0.05pf/mil\(^2\) is the average value of parasitic junction capacitance used here. A value of 0.19pf/mil\(^2\) is used here for the parasitic overlap capacitance.

b. MOSFET Inverter

A typical MOSFET inverter circuit with a MOSFET as a load resistor is shown in Figure 3 (page 5). The circuit is normally operated with the drain tied to a negative voltage through the load resistor and the source lead grounded. Application of a negative voltage to the gate in excess of \( V_T \) turns the device on and pulls the output voltage from \( V_{DD} \) to ground, thereby causing a simple inversion at the output.

The theoretical expression for the voltage transfer characteristics of a MOSFET inverter device and its associated load will be developed.

The analysis will be done for two different types of loads: (1) a MOSFET device biased in the saturated mode; and (2) a MOSFET device biased in the non-saturated mode.
The method is outlined below.

(1) Write the equation for current in the inverter device. Since the inverter device will be in a saturated condition when the input voltage is small, and will enter a non-saturated condition as the input voltage increases, this step will require two equations. As a result, the analysis must be done in two parts to include both inverter conditions. This is illustrated in Figure 4 and Figure 5.

(2) Write the equation for the current in the load.

(3) Equate the current in the inverter device to the current in the load, since the current expressions will be functions only of the device parameters, the bias conditions, the input voltage, and the output voltage; the resulting equation will contain the voltage transfer characteristics.

(4) Normalize the output voltage and input voltage in these equations to the off-level output voltage.

(5) Calculate values and plot the transfer curves.

First consider the inverter shown in Figure 6. From the figure it is clear that

\[ V_{GS} = V_{IN} , \quad \text{and} \]
\[ V_{DS} = v_o . \]

The theoretical expression for the current in the inverter can be found by substituting equations (9) and (10) into equations (3) and (4), as follows:
Figure 4. Drain characteristics of MOSFET inverter with load line.

Figure 5. Transfer characteristic of MOSFET inverter with a load resistor.
Figure 6. The direction of current flow in a MOSFET inverter.

Figure 7. The direction of current flow in a MOSFET load device.
\[ I_I = K_I (V_{in} - V_T)^2 \]  
(11)

for \( |V_{in} - V_T| \leq |V_o| \) (saturated region), and

\[ I_I = K_I \left[ 2(V_{in} - V_T) V_o - V_o^2 \right] \]  
(12)

for \( |V_{in} - V_T| > |V_o| \) (non-saturated region).

(i) Saturated MOSFET Load Device

Consider the case where a saturated MOSFET device is used as the load for the MOSFET inverter as shown in Figure 7 (page 12).

In order to insure saturation of the load device, the biasing must satisfy the condition that

\[ |V_{GS} - V_T| \leq |V_{DD}|. \]

From Figure 7,

\[ V_{GS} = V_{GG} - V_o, \quad \text{and} \]

\[ V_{DS} = V_{DD} - V_o. \]  
(13)

The theoretical expression for the current in the saturated device can be found by substituting (13) and (14) into equation (4), then

\[ I_L = K_L \left[ (V_{GG} - V_o) - V_T \right]^2. \]  
(15)

Setting \( I_L = I_I \) results in the equations:

\[ K_L \left[ (V_{GG} - V_o) - V_T \right]^2 = K_I (V_{in} - V_T)^2 \]  
(16)

for \( |V_{in} - V_T| \leq |V_o| \), and

\[ K_L \left[ (V_{GG} - V_o) - V_T \right]^2 = K_I \left[ 2(V_{in} - V_T) V_o - V_o^2 \right] \]  
(17)

for \( |V_{in} - V_T| > |V_o| \).
If $v_o$ and $(V_{in} - V_T)$ are normalized to $(V_{GG} - V_T)$ and the terms rearranged, equations (16) and (17) become

$$\left(1 - \frac{v_o}{V_{GG} - V_T}\right)^2 = \frac{K_I}{K_L} \left(\frac{V_{in} - V_T}{V_{GG} - V_T}\right)^2$$

(18)

for $\left|\frac{V_{in} - V_T}{V_{GG} - V_T}\right| < \left|\frac{v_o}{V_{GG} - V_T}\right|$, and

$$\left(1 - \frac{v_o}{V_{GG} - V_T}\right)^2 = \frac{K_I}{K_L} \left[2 \left(\frac{V_{in} - V_T}{V_{GG} - V_T}\right) \left(\frac{v_o}{V_{GG} - V_T}\right) - \left(\frac{v_o}{V_{GG} - V_T}\right)^2\right]$$

(19)

for $\left|\frac{V_{in} - V_T}{V_{GG} - V_T}\right| > \left|\frac{v_o}{V_{GG} - V_T}\right|$.

For a given value of the coefficient $K_I/K_L$, the curve of normalized output voltage $v_o/(V_{GG} - V_T)$ versus normalized input voltage $(V_{in} - V_T)/(V_{GG} - V_T)$ can be calculated using equations (18) and (19). These curves are shown for various values of parameter $K_I/K_L$ in Figure 8.

Note that decreasing the W/L ratio of the load increases the value of $K_I/K_L$ and that this has the same effect on the transfer characteristics as increasing the load resistance -- a steeper slope and a lower final value. It is also important to realize that the Off-level voltage $(V_{GG} - V_T)$ is different for different values of $V_{GG}$. The only saturated load devices normally used have gate and drain connected together so that $V_{GG} = V_{DD}$.
Figure 8. Normalized theoretical voltage transfer characteristics for a saturated MOSFET load device (4).
Consider the case where a non-saturated MOSFET device is used as the load on the MOSFET inverter device. To insure that the load device is not saturated, the biasing must satisfy the condition $|V_{GG} - V_T| \geq |V_{DD}|$. The theoretical expression for the current in the non-saturated load device can be found by substituting equations (13) and (14) into equation (3) as follows:

$$I_L = K_L \left[ 2(V_{GG} - V_o - V_T)(V_{DD} - V_o) - (V_{DD} - V_o)^2 \right]. \quad (20)$$

Equation (20) can be rewritten:

$$I_L = K_L \left( V_{DD} - V_o \right) \left[ 2 \left( V_{GG} - V_T - V_{DD} - V_o \right) \right] \quad (21)$$

$$= K_L \left( V_{DD} - V_o \right) \left[ 2 \left( V_{GG} - V_T - V_{DD} \right) \left( V_{DD} - V_o \right) \left[ 1 - \frac{V_o}{2(V_{GG} - V_T - V_{DD})} \right] \right]$$

$$= K_L \frac{V_{DD}^2}{V_{DD}} \left[ \frac{2(V_{GG} - V_T - V_{DD})}{V_{DD}} \right]$$

$$\left( 1 - \frac{V_o}{V_{DD}} \right) \left( 1 - \frac{V_{DD}}{2(V_{GG} - V_T - V_{DD})} \right) \left( V_o \frac{V_{DD}}{V_{DD}} \right).$$

To simplify the algebra, it is convenient to introduce into the equation a biasing parameter, $m$, defined as follows:

$$m = \frac{V_{DD}}{2(V_{GG} - V_T) - V_{DD}}. \quad (22)$$

Equation (21) then becomes:

$$I_L = \frac{K_L V_{DD}^2}{m} \left( 1 - \frac{V_o}{V_{DD}} \right) \left( 1 - m \frac{V_o}{V_{DD}} \right). \quad (23)$$

The biasing parameter $m$ has no real physical meaning. It is merely a convenient parameter to express the biasing
conditions. This parameter has meaning only if the load
device is non-saturated; the voltage must satisfy the
relation \( |V_{GG} - V_T| \geq |V_{DD}| \). The maximum value of \( m \) occurs
when \( V_{GG} - V_T = V_{DD} \) where \( m = V_{DD}/(2V_{DD} - V_{DD}) = 1.0 \).

The value of \( m \) decreases as the gate voltage is made
more negative and \( m \to 0 \) as \( V_{GG} \to -\infty \).
Setting \( I_I = I_L \) results in the equations

\[
\frac{K_L V^2_{DD}}{m} \left( 1 - \frac{V}{V_{DD}} \right) \left( 1 - \frac{V}{V_{DD}} \right) = K_I (V_{in} - V_T)^2
\]

for \( |V_{in} - V_T| \leq |V_o| \), and

\[
\frac{K_L V^2_{DD}}{m} \left( 1 - \frac{V}{V_{DD}} \right) \left( 1 - \frac{V}{V_{DD}} \right) = K_I \left[ 2(V_{in} - V_T)V_o - V_o^2 \right]
\]

for \( |V_{in} - V_T| \geq |V_o| \).

Note that both types of load can be described by a single
general equation

\[
I_L = I_{sc} \left( 1 - \frac{V}{V_o} \right) \left( 1 - \frac{V}{V_o} \right)
\]

where \( I_{sc} \) is the short-circuit current, i.e.,

\( I_{sc} = I_L \bigg|_{V_o = 0} \), and \( v_o = V_0 \), when the inverter is turned
off. The value of \( I_{sc} \), \( m \) and \( V_0 \) for each case are defined
in Table I.
Table I. Expressions for $I_{sc}$, $m$, and $V_0$.

<table>
<thead>
<tr>
<th></th>
<th>$I_{sc}$</th>
<th>$m$</th>
<th>$V_0$</th>
</tr>
</thead>
<tbody>
<tr>
<td>Saturated MOSFET load</td>
<td>$K_L(V_{GG}-V_T)^2$</td>
<td>$1$</td>
<td>$V_{GG}-V_T$</td>
</tr>
<tr>
<td>Non-saturated</td>
<td>$K_LV_{DD}^2/m$</td>
<td>$V_{DD}$</td>
<td>$V_{DD}$</td>
</tr>
<tr>
<td>MOSFET load</td>
<td></td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

(iii) Power Consumption of MOSFET Inverter

The DC power associated with the current flow in the saturated region is as follows:

$$P = V_{DD} K(V_{GS}-V_T)^2 \text{ watts.} \quad (27)$$

In the non-saturated region the DC power associated with the current flow is as follows:

$$P = V_{DD} K\left[2(V_{GS}-V_T) V_{DS}-V_{DS}^2\right]. \quad (28)$$

c. Transient Response

Theoretical expressions will be obtained for both turn-off and turn-on characteristics of the circuit.

(i) Turn-off Time

For the turn-off case shown in Figure 9, the inverter will be assumed to switch from the conducting state to a completely nonconducting state at the beginning of the transient. Thus it is assumed that the input is a step function and that the device itself has no inherent time delay. The currents are $I_L$, shown in equation (26) and
Figure 9. Turn-off case of a MOSFET inverter.

Figure 10. Turn-off characteristics. Normalized output voltage $v_o/V_0$ as a function of the normalized time $t/\tau_{sc}$. 

Equating the currents at the output node will give the differential equation describing the transient condition. This gives $I_L = I_C$,

$$I_{sc} \left(1 - \frac{v_o}{V_0}\right) \left(1 - m \frac{v_o}{V_0}\right) = -C_L \left(\frac{dv_o}{dt}\right).$$

(30)

If the short-circuit resistance is defined as

$$R_{sc} = \frac{-V_0}{I_{sc}},$$

(31)

equation (30) becomes

$$\left(1 - \frac{v_o}{V_0}\right) \left(1 - m \frac{v_o}{V_0}\right) = R_{sc} C_L \frac{dv_o}{dt}. $$

Rearranging and integrating yields

$$\int dt = \int (R_{sc} C_L) \frac{dv_o}{v_0} \left(1 - \frac{v_o}{V_0}\right) \left(1 - m \frac{v_o}{V_0}\right).$$

From a table of integrals,

$$\int \frac{dx}{(1-x)(1-mx)} = \frac{1}{-m+1} \ln \left(\frac{1-mx}{1-x}\right).$$

The equation therefore becomes

$$t = R_{sc} C_L \left(\frac{1}{1-m}\right) \ln \left[\frac{1-m \frac{v_o}{V_0}}{1- \frac{v_o}{V_0}}\right].$$
Hence,

\[
\varepsilon \left( \frac{1-m}{R_{sc}C_L} \right) t = \frac{1-m\left( \frac{v_o}{V_0} \right)}{1-\left( \frac{v_o}{V_0} \right)}.
\]

Finally, solving for \( \frac{v_o}{V_0} \):

\[
\frac{v_o}{V_0} = \frac{1-\varepsilon \left( \frac{1-m}{R_{sc}C_L} \right) t}{1-m\varepsilon^{\left( \frac{1-m}{R_{sc}C_L} \right)}} = \frac{1-\varepsilon^{-(1-m)t/\tau_{sc}}}{1-m\varepsilon^{-(1-m)t/\tau_{sc}}}, \tag{32}
\]

where \( \tau_{sc} = R_{sc}C_L \). \tag{33}

When the load device is saturated, i.e., \( m = 1 \), the limit of the above solution may be obtained by using L'Hospital's rule:

\[
\frac{v_o}{V_0} \bigg|_{m=1} = \lim_{m \to 1} \frac{1-\varepsilon^{-(1-m)t/\tau_{sc}}}{1-m\varepsilon^{-(1-m)t/\tau_{sc}}} = \frac{t}{\tau_{sc}} \cdot \tag{34}
\]

The curve of \( \frac{v_o}{V_0} \) as a function of \( t/\tau_{sc} \) can be calculated and plotted as shown in Figure 10 (page 19). As seen in Figure 10, \( t/\tau_{sc} = 9 \) when \( \frac{v_o}{V_0} = 90\% \). Therefore for a saturated device, \( t_{\text{off}} = 9R_{sc}C_L \).

For the saturated device, combining equations (1), (15), (31), (33) and Table I gives

\[
\frac{W}{L} = \frac{C_L}{\tau_{sc}(V_{GS}-V_T)K}. \tag{35}
\]
(ii) Turn-on Time

For the turn-on case shown in Figure 11, the inverter will be assumed to switch from the nonconducting state to a completely conducting state at the beginning of the transient. Thus it is assumed that the input is a step function and that the device itself has no inherent time delay.

It will be assumed that the MOSFET load device is biased for operation in the non-saturated mode. The solution of the problem for the saturated MOS load device will be obtained as the limiting case of the solution for the non-saturated MOSFET load device. As a result the circuit for \( t \leq 0 \) becomes as in Figure 11.

The current equations are given by equations (11), (12), (26), (29) and Table I. Summing currents at the output node will give two differential equations describing the transient condition. This gives \( I_L = I_I + I_C \),

\[
\frac{K L V_0^2}{m} \left(1 - \frac{V_o}{V_0}\right) \left(1 - \frac{V_o}{V_0}\right) = K_I (V_{in} - V_T)^2 - C_L \frac{dv_o}{dt} \tag{36}
\]

for \( |v_o| \geq |V_{in} - V_T| \), and

\[
\frac{K L V_0^2}{m} \left(1 - \frac{V_o}{V_0}\right) \left(1 - \frac{V_o}{V_0}\right)
= K_I \left[2 (V_{in} - V_T) v_0 - v_o^2\right] - C_L \frac{dv_o}{dt} \tag{37}
\]

for \( |v_o| \leq |V_{in} - V_T| \).

If \( V_{in} - V_T \) is normalized to \( V_0 \) and the terms rearranged, equation (36) becomes:
Figure 11. Turn-on case of a MOSFET inverter.
\[
\frac{V_o}{V_0} = \frac{1}{2c_s} \left[ -b_s + \sqrt{-q_s} \tanh \left( -\frac{t}{R_s c_L} \frac{\sqrt{-q_s}}{2} + K_s \right) \right] \quad (38)
\]

for \( \left| \frac{V_o}{V_0} \right| \geq \left| \frac{V_{in} - V_T}{V_0} \right| \).

Where:
\[
a_s = 1 - m \frac{K_T}{K_L} \left( \frac{V_{in} - V_T}{V_0} \right)^2.
\]
\[
b_s = -(1+m), \quad c_s = m.
\]
\[
q_s = 4 a_s c_s b_s^2.
\]
\[
K_s = \tanh^{-1} \left( \frac{2c_s + b_s}{\sqrt{-q_s}} \right).
\]

The output voltage will follow the resulting equation until it has reached the value \( \left| \frac{V_o}{V_0} \right| = \left| \frac{V_{in} - V_T}{V_0} \right| \). Then the inverter passes from saturated into unsaturated operation, and the current equation must be changed. The time at which \( \left| \frac{V_o}{V_0} \right| = \left| \frac{V_{in} - V_T}{V_0} \right| \) will be designated as \( t' \).

Next the solution will be found for \( t \geq t' \) during the time interval when the inverter is non-saturated by re-arranging equation (37), and normalizing \( V_{in} - V_T \) to \( V_0 \). This gives
\[
\frac{V_o}{V_0} = \frac{1}{2c_n} \left[ -b_n + \sqrt{-q_n} \tanh \left( -\frac{(t-t')}{R_s c' L} \frac{\sqrt{-q_n}}{2} + K_n' \right) \right] \quad (39)
\]

for \( \left| \frac{V_o}{V_0} \right| \leq \left| \frac{V_{in} - V_T}{V_0} \right| \).
Where:

\[ a_n = 1. \]

\[ b_n = -\left[ 1 + m + m \frac{K_I}{K_L} \right] 2 \left( \frac{V_{in} - V_T}{V_0} \right). \]

\[ c_n = m \left( 1 + \frac{K_I}{K_L} \right). \]

\[ q_n = 4 a_n c_n - b_n^2. \]

The value of \( K'_n \) can be found from the relation that

\[ \left| \frac{V_o}{V_0} \right| = \left| \frac{V_{in} - V_T}{V_0} \right| \text{ at } (t-t') = 0 \text{ where } t' \text{ is the time at which the inverter enters the non-saturated region of operation.} \]

Solving equations (38) and (39) with

\[ V_{in} = -15v, \]
\[ V_0 = -21v, \]
\[ V_T = -6v, \]
\[ \frac{K_I}{K_L} = 20, \]
\[ m = 1, \]

gives \( t_{on} \approx 0.35 R_{sc} C_L \) which are the values used for the following design for \( V_o/V_0 = 10\% \). Since the turn-on time is normally much faster than the turn-off time, the turn-on time can usually be neglected.

d. Static Shift Register

An analysis of static shift register circuit operation follows. A static shift register stage and clock waveforms shown as a timing reference are illustrated in Figure 12.
Figure 12. Static shift register with clock waveforms shown as a timing reference.
A logic "1" input to the register appears as a negative voltage at point A. During \( t_1 \) time period, \( \phi_2 \) and \( \phi_3 \) are at ground. This turns off \( Q_4 \) and \( Q_7 \). Information stored on capacitors \( C_1 \) and \( C_2 \) remains unchanged and the register output appears at point E. During \( t_2 \), data is transferred to the gate of \( Q_2 \) (point B) because of the conduction of \( Q_1 \). As \( C_1 \) is charged to the negative input, \( Q_2 \) turns on and point C approaches ground potential. As \( t_3 \) begins, \( \phi_1 \) returns to ground, cutting off \( Q_1 \); but \( C_1 \) remains charged negative holding the drain of \( Q_2 \) (point C) near ground. As \( t_4 \) begins, \( \phi_2 \) goes negative and \( Q_4 \) turns on, bringing the gate of \( Q_5 \) to the potential of the drain of \( Q_2 \) (point C). This turns \( Q_5 \) off and point E now rises to within one threshold voltage of \( V_{DD} \). As \( t_5 \) begins, \( \phi_3 \) goes negative and \( Q_7 \) turns on. Then the voltage from point E is coupled back through \( Q_7 \) to the gate of \( Q_2 \), latching \( Q_2 \) in the on state. For transferring a logic "0" into the register the sequence is repeated starting with a ground signal at point A.
III. DESIGN OF A 21-BIT MOSFET STATIC SHIFT REGISTER

A highly versatile 21-bit static shift register was designed by combining three separate 1, 4, and 16-bit MOSFET static shift registers with independent input and output terminals.

To make it easier to understand, it is shown in logic block diagram form (Figure 13).

The 16-bit static shift register uses 16 single static shift registers and one buffer to get a 16-bit delay. The input and $\phi_1$ of the first bit go through an AND gate into the first static shift register. The output of the first bit appears at $Q$, forming the input to the next stage. The output of the last bit goes through a buffer to aid in driving an external load. The function of the 4-bit static shift register and 1-bit static shift register is the same as the 16-bit static shift register.

The clock generator provides the timing signals necessary to operate the static shift registers. One external clock ($\phi$) is required for operation with three clocks ($\phi_1$, $\phi_2$, and $\phi_3$) generated internally. $\phi_1$ is generated in phase with $\phi$ but is delayed by using two inverters. $\phi_2$ is generated 180 degrees out of phase with $\phi$ by a NOR gate, and $\phi_3$ is produced by delaying $\phi_2$ slightly.

The design was performed for worst-case conditions.
Figure 13. Logic block diagram of a 21-bit static shift register.
The following discussion explains the worst conditions of temperature and voltage.

**High Temperature**

Since $\mu_p$ decreases with increasing temperature, $I_L$ decreases with increasing temperature. A lower charging current results in lower speed.

**Low $V_{DD}$**

With a lower $V_{DD}$, $C_L$ charges to a smaller final voltage and therefore takes longer to reach the voltage defined as a logic "1".

**Low $V_{GG}$**

A low $V_{GG}$ means a higher value of $m$ and therefore slower switching.

**High $V_T$**

High $V_T$ means less effective gate drive voltage, and again, less speed. The worst case parameters of this design were assumed as follows:
\[ V_{DD} = V_{GG} = -27 \text{ volts}, \]
\[ V_0 = -27 \text{ volts}, \]
\[ V_T = -6 \text{ volts}, \]
\[ V_{in} = -11 \text{ volts}, \]
\[ V_0 = -15 \text{ volts}, \]
\[ F_\phi = 800 \text{ KHz}, \]
\[ \phi = -11 \text{ volts}, \]
\[ P = 260 \text{ mw}, \]
\[ C_L = 20 \text{ pF}, \]
\[ v_0' = -1.5 \text{ volts}, \]
\[ t_{\text{oxide}} = 1200A, \]

where:

\[ V_{DD} = \text{drain supply voltage}, \]
\[ V_{GG} = \text{gate supply voltage}, \]
\[ V_0 = \text{buffer supply voltage}, \]
\[ V_T = \text{threshold voltage}, \]
\[ V_{in} = \text{data input voltage}, \]
\[ V_0 = \text{off level data output voltage (final value)}, \]
\[ F_\phi = \text{clock frequency}, \]
\[ \phi = \text{clock input voltage}, \]
\[ P = \text{power consumption}, \]
\[ C_L = \text{load capacitance}, \]
\[ v_0' = \text{on level voltage}, \]
\[ t_{\text{oxide}} = \text{the thickness of oxide under the gate}. \]

It was assumed that the voltage range for a logic "1" would be from -8v to -15v. Any input voltage within this
range should turn on an inverter. For logic "0" a voltage range from 0v to -4v was assumed. Any input voltage within this range should turn off an inverter.

a. Output Buffer and Last Bit

To aid the last bit in driving an external load, a push-pull buffer is used. It is illustrated in Figure 14.

A logic "1" at the point E turns Q₃₀ on and Q₂₉ off, allowing the external capacitor C_L to charge to logic "1". A logic "0" at the point E causes Q₃₀ to turn off and Q₂₉ to turn on, allowing the capacitance to discharge to ground. Since Q₃₀ and Q₂₉ never turn on simultaneously, there is no quiescent power consumption in this stage.

With Q₃₀ saturated, equation (35) gives

\[ \frac{W}{L} = \frac{C_L}{\tau_{sc}(V_{GS}-V_T)K'} \]

Assuming \( \frac{V_o}{V_0} = 90\% \), Figure 10 or equation (34) gives

\[ \tau_r = 9\tau_{sc} \]

where \( \tau_r \) is the time required to charge \( C_L \) to 90% of \( V_0 \) and \( V_o \) is the instantaneous value of the output voltage.

Equation (35) becomes

\[ \frac{W}{L} = \frac{9C_L}{\tau_r(V_{GS}-V_T)K'} \quad (40) \]

The rise time of the circuit is limited by the output buffer and last bit. \( \tau_r \) should be as small as possible but is limited by the dimensions of Q₃₀. Taking
Figure 14. Circuit diagram of output buffer and last bit.
this into account, a desired rise time of 80 nsec was selected. The W/L ratio of Q_{30} is then

\[
\left( \frac{W}{L} \right)_{30} = \frac{(9)(20)(10^{-12})}{(80)(10^{-9})(15)(2.6)(10^{-6})} = 60.
\]

\(t_f\) is the time required to discharge \(C_L\) to 10\% of \(V_0\). \(t'\) is the time that \(Q_{29}\) changes from saturated into non-saturated operation. For \(0 \leq t \leq t'\), \(Q_{29}\) is saturated.

Combining equations (4) and (29) gives

\[
\frac{dv}{C_{dt}} = K (V_{GS} - V_T)^2, \text{ and integrating (41)}
\]

\[
\frac{C_L}{K(V_{GS} - V_T)^2} \int_{-9}^{-15} dv = \int_{0}^{t'} dt.
\]

\(t' = \frac{6C}{81K}\)

For \(t' \leq t \leq t_f\), \(Q_{29}\) is non-saturated. Combining equations (3) and (29):

\[
\frac{dv}{C_{dt}} = K \left[2(V_{GS} - V_T)v_o - v_o^2\right], \text{ and integrating (42)}
\]

\[
\int_{-9}^{-1.5} \frac{dv}{-v_o^2 + 2(-9) v_o} = \frac{K}{C} \int_{t'}^{t_f} dt, \text{ therefore}
\]

\[
t_f - t' = -\frac{C}{9K} \tanh^{-1} \frac{-v_o - 9}{9} \bigg|_{-9}^{-1.5}
\]

\[
= -\frac{C}{9K} (-1.2), \text{ and}
\]

\[
t_f = \frac{1.2C}{9K} + \frac{6C}{81K} = \frac{16.8C}{81K} = \frac{16.8C}{81K} \frac{W}{L}.
\]

For the same reason a small value was selected of \(t_f = 55\) nsec. Then the W/L ratio of \(Q_{29}\) is given by
equation (43):
\[
\left(\frac{W}{L}\right)_{29} = \frac{(16.8)(20)(10^{-12})}{(55)(10^{-9})(2.6)(10^{-6})} = 30.
\]

For the last bit of this shift register illustrated in Figure 14, one inverter of the pair is always conducting DC. When point E goes to a logical "1", the current from Q_{27} goes to charge C_9 and Q_{27} is saturated.

Equation (40) gives
\[
\frac{W}{L} = \frac{9 C_9}{t(V_{GS}-V_T)K'}.
\]
Assuming the duty cycle is 40%, then
\[
t = \frac{1}{800KC} \times 40\% = 0.5 \mu\text{sec}.
\]

From equations (7) and (8) the capacitance of C_9, which is due to the gate area of Q_{30} and the diffused area which is common to Q_{27}, Q_{26}, and Q_{28}, is estimated to be 2.1 pf.

Therefore
\[
\left(\frac{W}{L}\right)_{27} = \frac{(9)(2.1)(10^{-12})}{(0.5)(10^{-6})(27-6-1.5)(2.6)(10^{-6})} = 0.75
\]

When point E goes to a logical "0", current flows through the load Q_{27} and the inverter Q_{26}.

From equation (27) the power consumption is
\[
P = V_{DD}K(V_{GS}-V_T)^2
= (27)(0.75)(2.6)(10^{-6})(27-1.506)^2 = 20 \text{ mw}.
\]

In order to calculate the W/L of Q_{26}, the normalized input and output voltages have to be determined. Q_{27} is
saturated and the on-level is assumed to be -1.5 volts, which gives a normalized output voltage of

\[
\frac{V'_o}{V_{GG} - V_T} = \frac{-1.5}{-(27-6)} = 0.5 = 0.0713.
\]

The normalized input voltage is

\[
\frac{V_{in} - V_T}{V_{GG} - V_T} = \frac{-9}{-(27-6)} = 0.428.
\]

Next, using the above results in equation (19) or Figure 8, we find

\[
\frac{K_I}{K_L} = \frac{W/L}{W/L} = 16.
\]

However, as a margin of safety to insure that \( v'_o \) will be somewhat less than 1.5 volts, let

\[
\frac{K_I}{K_L} = \frac{W/L}{W/L} = 20.
\]

Therefore,

\[(W/L)_{26} = (20)(0.75) = 15\].

The capacitance that \( Q_{24} \) must drive, \( C_8 \), is estimated to be 2.0 pf.

From equation (40),

\[(W/L)_{24} = 0.70\].

For the 4-bit and the 16-bit registers, the input is \(-15\) volts.

From equation (19),

\[K_I/K_L = 20\].
Therefore, \[(W/L)_{23} = (20)(W/L)_{24} = (20)(0.7) = 14\].

The effect of the resistance of \(Q_{25}\) may be neglected when \(Q_{23}\) turns off if \((W/L)_{25}/(W/L)_{24} \geq 5\) because the resistance of \(Q_{25}\) will be \(1/5\) that of \(Q_{24}\). Choosing \((W/L)_{25} = 4\) satisfies the above requirement that \((W/L)_{25}/(W/L)_{24} \geq 5\).

By the same reasoning,
\[\begin{align*}
(W/L)_{28} &= 4, \\
(W/L)_{22} &\geq 5(W/L)_{20}.
\end{align*}\]

For the 1-bit register, the input is -11 volts, giving
\[\frac{V_o'}{V_{GG}-V_T} = 0.0713,\] and
\[\frac{V_{in}=V_T}{V_{GG}-V_T} = \frac{-(11-6)}{-21} = 0.248.\]

From equation (19),
\[K_I/K_L = 34.\]

Therefore,
\[\begin{align*}
(W/L)_{23} &= 34(W/L)_{24} = (34)(0.7) = 24, \\
\end{align*}\]

The \(W/L\) ratios of the other devices in the 1-bit are identical to the \(W/L\) ratios in the 4-bit and the 16-bit.

b. Next to Last Bit

The next to last bit is shown in Figure 15. The capacitance that \(Q_{20}\) must drive, \(C_7\), is estimated to be 0.85 pf. Using equations (40), (27), and (19),
Figure 15. Circuit diagram of 21-bit static shift register.
\[
(W/L)_{20} = 0.3, \\
P = 5\text{mw}, \text{ and} \\
(W/L)_{19} = (20)(0.3) = 6. \\
(W/L)_{22} \geq 5(W/L)_{20} = 2.
\]
The capacitance that Q_{17} must drive, C_6, is estimated to be 0.42 pf. Therefore,
\[
(W/L)_{17} = 0.15, \text{ and} \\
(W/L)_{16} = (20)(0.15) = 3.
\]
By the same reasoning used for Q_{25},
\[
(W/L)_{21} = 2, \\
(W/L)_{18} = 2, \\
(W/L)_{15} = 1.5.
\]

c. Internal Bit and First Bit

The first and internal bits are shown in Figure 15. For a typical internal bit, the capacitance is estimated to be 0.3 pf.

Repeating the calculations used above, we get
\[
(W/L)_{13} = (W/L)_{10} = 0.1, \\
(W/L)_{12} = (W/L)_{9} = 2, \\
(W/L)_{11} = 1.5, \\
(W/L)_{14} = 1.0, \\
(W/L)_{8} = 1.5, \\
P = 2.7 \text{ mw}.
\]
With the exception of Q_2, the W/L ratios of the devices in the first bit are identical to the W/L ratios in the
internal bits. The W/L ratio of Q₂ in the first bit is different because the input voltage is -11 volts.

Using the same calculation as for Q₂₃ of the 1-bit register,

\[(W/L)₂ = 4.\]

The total power consumption of 21 bits is

\[(20)(3)+(5)(2)+(2.7)(16) = 113.2 \text{ mw}.\]

d. Clock Generator

For long-term data storage in the register shown in Figure 12 both clocks, φ₂ and φ₃, must be present to lock the flip-flop in a stable state. This requires φ₂ and φ₃ to be at a negative level (logic 1) and φ₁ at zero level (logic 0). However, during the transfer of information into the register, φ₂ and φ₃ are required to be at a zero level (logic 0) and φ₁ at negative level (logic 1).

Based on the requirements described above, a generator circuit is shown in Figure 16.

This circuit requires only one external clock input, φ, for operation. Three clocks, φ₁, φ₂ and φ₃ are generated internally. φ₁ is generated in phase with φ. φ₂ and φ₃ are generated 180 degrees out of phase with φ. φ₃ is delayed slightly with respect to φ₂ to eliminate a race condition. The time delay is generated by the RC time constant consisting of Q₃₁, Q₃₃, C₁₂ and C₁₃.

The capacitance that Q₃₅ must drive, C₁₀, is
Figure 16. Circuit diagram of internal clock generation with timing diagram of the four clock phases.
approximately 2.8 pf. Using equations (40) and (27),
\[(W/L)_{35} = 1.0, \text{ and}\]
\[P = 27 \text{ mw}.\]
The input voltage is -21 volts. Thus from equation (19),
\[(W/L)_{36} = 20 .\]
The capacitance that Q_{38} must drive, C_{11}, is estimated to be 0.9 pf. Therefore,
\[(W/L)_{38} = 0.33, \text{ and}\]
\[P = 9 \text{ mw}.\]
The input voltage is -11 volts. Then
\[(W/L)_{39} = 15 .\]
The capacitance that Q_{31} must drive, C_{12} and C_{13}, is estimated to be 3.3 pf. Therefore,
\[(W/L)_{31} = 1.2, \text{ and}\]
\[P = 32 \text{ mw}.\]
The input voltage is -11 volts. Then
\[(W/L)_{32} = (W/L)_{37} = 42 .\]
The power consumption of the generator is
\[P_G = 27+9+32 = 68 \text{ mw}.\]
Q_{31} is saturated. From equation (5),
\[g_m = 2K(V_{GS}-V_T)\]
\[= (2)(2.6)(10^{-6})(1.2)(-27+1.5+6)\]
\[= 122(10^{-6}) \text{ mho}.\]

The gates that \( \phi_3 \) operate are only effective at frequencies below 10 KHz. They are not needed at the higher frequencies, therefore the charging time of \( \phi_3 \) can be
much slower than $\phi_2$. To insure that $\phi_3$ is delayed with respect to $\phi_2$ (assuming that the charging time of $\phi_2$ is 20 times faster than $\phi_3$), then

$$20 \, R_{31} \, C_{12} = (R_{31} + R_{33}) \, C_{13},$$

where

$$\frac{C_{12}}{(g_m)_{31}} = \left[ \frac{1}{(g_m)_{31}} + \frac{1}{(g_m)_{33}} \right] C_{13},$$

From equation (5):

$$(W/L)_{33} = \frac{(g_m)_{33}}{2K'(V_{GS}-V_T)} = 0.068.$$  

To prevent $\phi_3$ from turning on $Q_7', Q_{14}, Q_{22},$ and $Q_{28}$ while $\phi_1$ is negative (logic 1) the W/L ratio from $Q_{34}$ is found from equation (19) to be

$$(W/L)_{34} = 7.$$
IV. EXPERIMENTAL RESULTS

a. Design

The total power consumption of the entire circuit is

\[ P_T = 113.2 \text{ mw} + 68 \text{ mw} = 181.2 \text{ mw}. \]

The W/L ratios of the devices of the 21-bit static shift register in this design are shown in Table II. The widths and lengths shown in the table are the dimensions of the first oxidation removal patterns on the fabrication mask. The lateral diffusion of p-regions beyond the oxide edges is approximately 0.1 mil. Consequently, 0.2 mils must be subtracted from the first oxide removal dimensions.

The basic cells were first drawn by hand as shown in Figure 17. Using punch cards, this information was fed into a computer which drew the basic cells shown in Figures 18 to 23. The scale is 500:1 (1 inch = 500 mils). The computer then generated the total physical layout shown in Figure 24 and also cut the Rubylith. Mask making and processing were done by standard Texas Instruments procedures.
Table II. W/L Ratios of 21-bit Static Shift Register

First Bit of 4-bit S.R. and 16-bit S.R.  Second Bit of 4-bit S.R. and 16-bit S.R.  (Same as internal bit)

<table>
<thead>
<tr>
<th>Devices</th>
<th>W/L</th>
<th>( W ) (OR.mils)</th>
<th>( L ) (OR.mils)</th>
</tr>
</thead>
<tbody>
<tr>
<td>( Q_1 )</td>
<td>1.5</td>
<td>0.3</td>
<td>0.4</td>
</tr>
<tr>
<td>( Q_2 )</td>
<td>4.0</td>
<td>0.8</td>
<td>0.4</td>
</tr>
<tr>
<td>( Q_3 )</td>
<td>0.1</td>
<td>0.3</td>
<td>3.2</td>
</tr>
<tr>
<td>( Q_4 )</td>
<td>1.5</td>
<td>0.3</td>
<td>0.4</td>
</tr>
<tr>
<td>( Q_5 )</td>
<td>2.0</td>
<td>0.4</td>
<td>0.4</td>
</tr>
<tr>
<td>( Q_6 )</td>
<td>0.1</td>
<td>0.3</td>
<td>3.2</td>
</tr>
<tr>
<td>( Q_7 )</td>
<td>1.0</td>
<td>0.3</td>
<td>0.5</td>
</tr>
</tbody>
</table>

Next to Last Bit of 4-bit S.R. and 16-bit S.R.

<table>
<thead>
<tr>
<th>Devices</th>
<th>W/L</th>
<th>( W ) (OR.mils)</th>
<th>( L ) (OR.mils)</th>
</tr>
</thead>
<tbody>
<tr>
<td>( Q_{15} )</td>
<td>1.5</td>
<td>0.3</td>
<td>0.4</td>
</tr>
<tr>
<td>( Q_{16} )</td>
<td>3.0</td>
<td>0.6</td>
<td>0.4</td>
</tr>
<tr>
<td>( Q_{17} )</td>
<td>0.15</td>
<td>0.3</td>
<td>2.2</td>
</tr>
<tr>
<td>( Q_{18} )</td>
<td>2.0</td>
<td>0.4</td>
<td>0.4</td>
</tr>
<tr>
<td>( Q_{19} )</td>
<td>6.0</td>
<td>1.2</td>
<td>0.4</td>
</tr>
<tr>
<td>( Q_{20} )</td>
<td>0.3</td>
<td>0.3</td>
<td>1.2</td>
</tr>
<tr>
<td>( Q_{21} )</td>
<td>2.0</td>
<td>0.4</td>
<td>0.4</td>
</tr>
</tbody>
</table>

Last Bit of 4-bit S.R. and 16-bit S.R.

<table>
<thead>
<tr>
<th>Devices</th>
<th>W/L</th>
<th>( W ) (OR.mils)</th>
<th>( L ) (OR.mils)</th>
</tr>
</thead>
<tbody>
<tr>
<td>( Q_{22} )</td>
<td>2.0</td>
<td>0.4</td>
<td>0.4</td>
</tr>
<tr>
<td>( Q_{23} )</td>
<td>14.0</td>
<td>2.8</td>
<td>0.4</td>
</tr>
<tr>
<td>( Q_{24} )</td>
<td>0.7</td>
<td>0.3</td>
<td>3.2</td>
</tr>
<tr>
<td>( Q_{25} )</td>
<td>4.0</td>
<td>0.4</td>
<td>0.4</td>
</tr>
<tr>
<td>( Q_{26} )</td>
<td>15.0</td>
<td>3.0</td>
<td>0.4</td>
</tr>
<tr>
<td>( Q_{27} )</td>
<td>0.75</td>
<td>0.3</td>
<td>3.2</td>
</tr>
<tr>
<td>( Q_{28} )</td>
<td>4.0</td>
<td>0.8</td>
<td>0.4</td>
</tr>
</tbody>
</table>
Table II (Continued).

<table>
<thead>
<tr>
<th>Devices</th>
<th>W/L</th>
<th>W(OR.mils)</th>
<th>L(OR.mils)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Last Bit of 1-bit S.R.</td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Q22</td>
<td>2.0</td>
<td>0.4</td>
<td>0.4</td>
</tr>
<tr>
<td>Q23</td>
<td>24.0</td>
<td>4.8</td>
<td>0.4</td>
</tr>
<tr>
<td>Q24</td>
<td>0.7</td>
<td>0.3</td>
<td>0.6</td>
</tr>
<tr>
<td>Q25</td>
<td>4.0</td>
<td>0.8</td>
<td>0.4</td>
</tr>
<tr>
<td>Q26</td>
<td>15.0</td>
<td>3.0</td>
<td>0.4</td>
</tr>
<tr>
<td>Q27</td>
<td>0.75</td>
<td>0.3</td>
<td>0.6</td>
</tr>
<tr>
<td>Q28</td>
<td>4.0</td>
<td>0.8</td>
<td>0.4</td>
</tr>
</tbody>
</table>

<p>| Output Buffer | | | |</p>
<table>
<thead>
<tr>
<th>Devices</th>
<th>W/L</th>
<th>W(OR.mils)</th>
<th>L(OR.mils)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q29</td>
<td>30.0</td>
<td>6.0</td>
<td>0.4</td>
</tr>
<tr>
<td>Q30</td>
<td>60.0</td>
<td>12.0</td>
<td>0.4</td>
</tr>
</tbody>
</table>

<p>| Clock Generator | | | |</p>
<table>
<thead>
<tr>
<th>Devices</th>
<th>W/L</th>
<th>W(OR.mils)</th>
<th>L(OR.mils)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Q31</td>
<td>1.2</td>
<td>0.3</td>
<td>0.45</td>
</tr>
<tr>
<td>Q32</td>
<td>42.0</td>
<td>8.4</td>
<td>0.4</td>
</tr>
<tr>
<td>Q33</td>
<td>0.068</td>
<td>0.3</td>
<td>4.6</td>
</tr>
<tr>
<td>Q34</td>
<td>7.0</td>
<td>1.4</td>
<td>0.4</td>
</tr>
<tr>
<td>Q35</td>
<td>1.0</td>
<td>0.3</td>
<td>0.50</td>
</tr>
<tr>
<td>Q36</td>
<td>20.0</td>
<td>4.0</td>
<td>0.4</td>
</tr>
<tr>
<td>Q37</td>
<td>42.0</td>
<td>8.4</td>
<td>0.4</td>
</tr>
<tr>
<td>Q38</td>
<td>0.33</td>
<td>0.3</td>
<td>1.2</td>
</tr>
<tr>
<td>Q39</td>
<td>15.0</td>
<td>3.0</td>
<td>0.4</td>
</tr>
</tbody>
</table>
Figure 17. Basic cell of first bit of 4-bit static shift register and 16-bit static shift register (Scale 500:1).
Figure 18. Basic cell of second bit of 4-bit static shift register and 16-bit static shift register (Scale 500:1). (Print of computer drawn diagram)
Figure 19. Basic cell of next to last bit of 4-bit static shift register and 16-bit static shift register (Scale 500:1). (Print of computer drawn diagram)
Figure 20. Basic cell of last bit of 4-bit static shift register and 16-bit static shift register (Scale 500:1). (Print of computer drawn diagram)
Figure 21. Basic cell of last bit of 1-bit static shift register (Scale 500:1). (Print of computer drawn diagram)
Figure 22. Basic cell of output push-pull buffer (Scale 500:1).
(Print of computer drawn diagram)
Figure 23. Basic cell of clock generator. (Print of computer drawn diagram)
Figure 24. Physical layout of 21-bit static shift register.
(Print of computer drawn diagram)
The functions of the terminals shown in Figure 25 are as follows:

<table>
<thead>
<tr>
<th>Terminal Number</th>
<th>Function</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td>Data input of 16-bit static shift register.</td>
</tr>
<tr>
<td>2</td>
<td>Clock input ($\phi$).</td>
</tr>
<tr>
<td>3</td>
<td>Buffer supply voltage (-$V_o$).</td>
</tr>
<tr>
<td>4</td>
<td>Data output of 16-bit static shift register.</td>
</tr>
<tr>
<td>5</td>
<td>Ground.</td>
</tr>
<tr>
<td>6</td>
<td>Data output of 4-bit static shift register.</td>
</tr>
<tr>
<td>7</td>
<td>Data output of 1-bit static shift register.</td>
</tr>
<tr>
<td>8</td>
<td>Data input of 1-bit static shift register.</td>
</tr>
<tr>
<td>9</td>
<td>Data input of 4-bit static shift register.</td>
</tr>
<tr>
<td>10</td>
<td>Drain voltage (-$V_{DD}$).</td>
</tr>
</tbody>
</table>

Data entered into an n bit static shift register will appear at the output n clock pulses later.

To obtain a 1-bit static shift register use terminals 8 and 7. To obtain a 4-bit static shift register, use terminals 9 and 6. To obtain a 16-bit static shift register, use terminals 1 and 4. To obtain a 5-bit static shift register use terminals 9 and 7, connect terminal 6 to terminal 8. To obtain a 17-bit static shift register use terminals 1 and 7, connect terminal 4 to terminal 8. To obtain a 20-bit static shift register use terminals 1 and 6, connect terminal 4 to terminal 9. And to obtain a 21-bit static shift register use terminals 1 and 7, connect terminal 4 to terminal 9 and terminal 6 to terminal 8.
Figure 25. Connection diagram of 21-bit static shift register. (Top view)
b. Electrical Characteristics

The following is a tabulation of the calculated and experimental electrical characteristics for the 21-bit static shift register. Figure 26 shows the calculated timing diagram, and Figures 27 to 34 show the experimental waveforms. The calculated results agree with those obtained experimentally. The data were obtained from measurements on five circuits with the average values shown.

A statistical analysis was used to determine the linear regression line of best fit to the data for power consumption versus drain supply voltage. The regression line is shown in Figure 35. The linear regression was \( Y = -346.96 + 19.1X \), with variance about regression line \( S^2 = 7.48 \).
**OPERATING CONDITIONS**

\[ V_{DD} = -28 \text{ Volts} \pm 1 \text{ Volt}, \ V_o = -28 \text{ Volts} \pm 1 \text{ Volt} \]

Load = 10 M\( \Omega \) and 10 pf, \( T_A = 0^\circ \text{C} \) to +85°C

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Min.</th>
<th>Typ</th>
<th>Max.</th>
<th>Experimental Measurements</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Clock Repetition Rate</td>
<td>D.C.</td>
<td>---</td>
<td>0.8</td>
<td>DC-1.4</td>
<td>MHz</td>
<td></td>
</tr>
<tr>
<td>Clock Pulse Widths (( \phi \ \text{pw} ))</td>
<td>0.8</td>
<td>---</td>
<td>10</td>
<td>0.6-12</td>
<td>( \mu \text{s} )</td>
<td>See Figure 26</td>
</tr>
<tr>
<td>Clock Pulse Rise and Fall Time (( t_{rc} ) and ( t_{fc} ))</td>
<td>---</td>
<td>---</td>
<td>4</td>
<td>4</td>
<td>( \mu \text{s} )</td>
<td>See Figure 26</td>
</tr>
<tr>
<td>Clock Pulse Logic Levels (( \phi ))</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Logic &quot;0&quot;</td>
<td>---</td>
<td>0</td>
<td>-2.0</td>
<td>0</td>
<td>Volts</td>
<td>See Figure 26</td>
</tr>
<tr>
<td>Logic &quot;1&quot;</td>
<td>-10</td>
<td>-11</td>
<td>-11</td>
<td>-11</td>
<td>Volts</td>
<td>See Figure 26</td>
</tr>
<tr>
<td>Clock Pulse Input Capacitance (( \phi ))</td>
<td>---</td>
<td>4.0</td>
<td>6.0</td>
<td>3.5</td>
<td>pF</td>
<td>( \phi = 0 \text{ Volts}, \ T_A = 25^\circ \text{C} )</td>
</tr>
<tr>
<td>Clock Input Leakage Current</td>
<td>---</td>
<td>---</td>
<td>1.0</td>
<td>1x10^{-3}</td>
<td>( \mu \text{A} )</td>
<td>( V_{\text{in}} = -20 \text{ Volts} )</td>
</tr>
<tr>
<td>Data Pulse Width (( Dpw ))</td>
<td>1.0</td>
<td>---</td>
<td>0.8</td>
<td></td>
<td>( \mu \text{s} )</td>
<td>See Figure 26</td>
</tr>
</tbody>
</table>
## Operating Conditions (continued)

<table>
<thead>
<tr>
<th>Characteristics</th>
<th>Min.</th>
<th>Typ.</th>
<th>Max.</th>
<th>Experimental Measurements</th>
<th>Units</th>
<th>Conditions</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Input Logic Levels</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Logic &quot;0&quot;</td>
<td>---</td>
<td>0</td>
<td>-2.0</td>
<td>0</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>Logic &quot;1&quot;</td>
<td>-10</td>
<td>-11</td>
<td>---</td>
<td>-11</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>Data Input Capacitance</td>
<td>---</td>
<td>1.5</td>
<td>2.0</td>
<td>1.5</td>
<td>pF</td>
<td>V_\text{in}=0 \text{ Volts}, T_A=25\degree C</td>
</tr>
<tr>
<td>Data Input Leakage Current</td>
<td>---</td>
<td>---</td>
<td>1.0</td>
<td>1x10^{-3}</td>
<td>\mu A</td>
<td>V_\text{in}= -20 \text{ Volts}</td>
</tr>
<tr>
<td>Output Logic Levels</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>Logic &quot;0&quot;</td>
<td>---</td>
<td>0</td>
<td>-1.0</td>
<td>0</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>Logic &quot;1&quot;</td>
<td>-11</td>
<td>-15</td>
<td>---</td>
<td>-17</td>
<td>Volts</td>
<td></td>
</tr>
<tr>
<td>Output Logic &quot;1&quot; Response Time (t_1)</td>
<td>---</td>
<td>---</td>
<td>0.80</td>
<td>0.7</td>
<td>\mu s</td>
<td>See Figure 26</td>
</tr>
<tr>
<td>Output Logic &quot;0&quot; Response Time (t_0)</td>
<td>---</td>
<td>---</td>
<td>0.45</td>
<td>0.4</td>
<td>\mu s</td>
<td>See Figure 26</td>
</tr>
<tr>
<td>Output Impedance to Ground</td>
<td>1.2</td>
<td>3.0</td>
<td>1.2</td>
<td></td>
<td>K\Omega</td>
<td>Output Logic &quot;0&quot;</td>
</tr>
<tr>
<td>Output Drive Capability</td>
<td>-10</td>
<td>-11</td>
<td>---</td>
<td>-11</td>
<td>Volts</td>
<td>R_L=17 K to Ground</td>
</tr>
<tr>
<td></td>
<td>-5.0</td>
<td>-8</td>
<td>---</td>
<td>-8</td>
<td>Volts</td>
<td>R_L=4 K to Ground</td>
</tr>
<tr>
<td>Power Supply Current Drain</td>
<td>6.7</td>
<td>9.1</td>
<td>6.3</td>
<td></td>
<td>mA</td>
<td>V_\text{DD}= -27 \text{ Volts}</td>
</tr>
</tbody>
</table>
Figure 26. Typical timing diagram of 21-bit static shift register.
Figure 27. 1-bit static shift register waveforms. Top-input, center-output, bottom-clock. (hor.=5 \mu\text{sec}/\text{Div.}, vert.=5 \text{volts}/\text{Div.})

Figure 28. 4-bit static shift register waveforms. (hor.=5 \mu\text{sec}/\text{Div.}, vert.=5 \text{volts}/\text{Div.})
Figure 29. 5-bit static shift register waveforms.
(hor.=5 μsec/Div., vert.=5 volts/Div.)

Figure 30. 16-bit static shift register waveforms.
(hor.=5 μsec/Div., vert.=5 volts/Div.)
Figure 31. 17-bit static shift register waveforms.
(hor. = 5 \mu\text{sec}/\text{Div.}, vert. = 5 \text{volts}/\text{Div.})

Figure 32. 20-bit static shift register waveforms.
(hor. = 5 \mu\text{sec}/\text{Div.}, vert. = 5 \text{volts}/\text{Div.})
Figure 33. 21-bit static shift register waveforms.
(hor.=5 μsec., vert.=5 volts/Div.)

Figure 34. Rise and fall time of the output wave (top) with clock (bottom).
(hor.=1μsec/Div., vert.= 5 volts/Div.)
Variance \( (S^2) = 7.48 \)

Figure 35. Linear regression line of best fit to the data for the power consumption versus drain supply voltage.
V. CONCLUSIONS

This design, using a MOSFET static shift register with 162 active devices for multiple-bit serial operation, is a relatively complex circuit put on a single monolithic chip. It requires only one power supply and one external clock. Seven different bit lengths may be obtained by appropriate connections. The circuit performed very well, giving experimental results which agreed with those calculated. The frequency response and output level were actually better since the design was for worst-case conditions.

The use of MOSFET integrated circuits is increasing exponentially, their potential economy is being realized, and new areas of application will inevitably be opened. The economic advantages are due to structural compactness and fabricational simplicity; these factors favor economy through their beneficial effect on yield. The advantages of MOSFET shift registers, both in simplicity and in comparatively good performance, will insure an increasing use in the design of systems in the future.


