Electrical performance of monolayer MoS$_2$ field-effect transistors prepared by chemical vapor deposition

Matin Amani,$^{1,2}$ Matthew L. Chin,$^1$ A. Glen Birdwell,$^1$ Terrance P. O'Regan,$^1$ Sina Najmaei,$^3$ Zheng Liu,$^3$ Pulickel M. Ajayan,$^3$ Jun Lou,$^3$ and Madan Dubey$^{1,a}$

$^1$Sensors and Electron Devices Directorate, US Army Research Laboratory, Adelphi, Maryland 20723, USA
$^2$Department of Electrical Engineering, Oregon State University, Corvallis, Oregon 97331, USA
$^3$Department of Mechanical Engineering and Materials Science, Rice University, Houston, Texas 77005, USA

(Received 20 March 2013; accepted 23 April 2013; published online 16 May 2013)

Molybdenum disulfide (MoS$_2$) field effect transistors (FET) were fabricated on atomically smooth large-area single layers grown by chemical vapor deposition. The layer qualities and physical properties were characterized using high-resolution Raman and photoluminescence spectroscopy, scanning electron microscopy, and atomic force microscopy. Electronic performance of the FET devices was measured using field effect mobility measurements as a function of temperature. The back-gated devices had mobilities of 6.0 cm$^2$/V s at 300 K without a high-$\kappa$ dielectric overcoat and increased to 16.1 cm$^2$/V s with a high-$\kappa$ dielectric overcoat. In addition the devices show on/off ratios ranging from $10^5$ to $10^7$. © 2013 AIP Publishing LLC. [http://dx.doi.org/10.1063/1.4804546]

Over the past year, two-dimensional metal dichalcogenides have emerged as promising semiconductor materials to complement graphene-based electronics. Like graphene, these materials have highly tunable properties based upon both layer count and the choice of substrate/top gate materials.$^{1-4}$ In particular, MoS$_2$, which as a bulk material exhibits an indirect bandgap of 1.29 eV and modest electron mobilities, has a direct bandgap of 1.8 eV for a single molecular layer as well as reported field-effect mobilities as high as 470 cm$^2$/V s when combined with appropriate substrates and/or overcoats.$^5,6$ While the latter figure does not compare with the values that can easily be obtained in graphene, MoS$_2$, with its large layer number-dependent bandgap, allows for the fabrication of transistors with on/off ratios exceeding $10^7$.$^7,5$ Furthermore, MoS$_2$ also shows promise for use in logic circuits and optoelectronic devices, and it is a promising material for use on flexible and transparent substrates.$^7,8$

The vast majority of recent reports on MoS$_2$, like the early literature on graphene, are based on samples prepared by mechanical exfoliation.$^2$ While there have been several reports on monolayer MoS$_2$ devices, many of these studies utilize few-layer (2–5) MoS$_2$, since its exfoliation typically results in flakes with significantly greater thickness and smaller size than what can be readily obtained for graphene.$^9,10$ In order to fabricate and measure reliable devices properties, large area CVD grown MoS$_2$ material with controlled layer count and large grain size is required. Recently, several researchers have reported direct growth of MoS$_2$ films on SiO$_2$ surfaces using sulfur powder and a thin molybdenum or molybdenum oxide seed layer or remote solid source, and more recent reports have demonstrated complete coverage of areas as large as several square centimeters.$^{11-14}$

In the current work we utilized CVD-grown single-layer films with incomplete coverage to fabricate MoS$_2$ FET devices and measured their electronics properties as a function of temperature as well as investigate the effect of adding a top atomic layer deposition (ALD) dielectric on device mobility.

Monolayer MoS$_2$ films confirmed by cross-sectional transmission electron microscopy (X-TEM) were grown directly on a 285 nm SiO$_2$/Si substrate using the procedure described in detail by Najmaei et al.$^{13}$ In brief, high aspect ratio MoO$_3$ nanoribbons grown using a hydrothermal process were dispersed onto an auxiliary silicon substrate and placed inside a tube furnace with the growth substrates surrounding it. Sulfur powder, placed upstream near the opening of the furnace at an approximate temperature of 600°C, was sublimated for use as the sulfur vapor source. The furnace was heated to a peak temperature of 850°C under a constant flow of nitrogen and was held at this set point for 10-15 min and then cooled to room temperature. This process resulted in incomplete growths of 13 ± 2.5 μm single crystal triangles. Electron-beam lithography (EBL) was used to fabricate variable channel length FETs and hall bar structures directly onto single layer material avoiding grain boundaries and other defects. A methyl methacrylate (MMA) and polymethyl methacrylate (PMMA) bilayer resist process was used for all steps. The MoS$_2$ layer was patterned using a low-power inductively coupled plasma reactive ion etch (ICP-RIE) in a CH$_3$/O$_2$ plasma, and source and drain contacts were deposited using e-beam evaporated Ti/Au (15/85 nm). In order to analyze any damage or variation in the MoS$_2$ structural chemistry during processing, high-resolution Raman and photoluminescence (PL) imaging was performed on the active device area after each processing step. These measurements were performed with a WITec Alpha 300RA system using the 532 nm line of a frequency-doubled Nd:YAG laser as the excitation source. The spectra were measured in the backscattering configuration using a 100× objective and either a 600 or 1800 grooves/mm grating. The spot size of the laser was ~342 nm resulting in an incident laser power density ~140 μW/μm$^2$. No time dependent shifting of the E$_{2g}$ and A$_{1g}$ modes was produced during testing. Atomic force microscopy (AFM) and field emission scanning electron microscopy (FE-SEM) images were taken on pristine flakes that were not used for
device fabrication to characterize the change in morphology of the films as a result of processing, which will be the focus of an independent, future study. All electrical measurements were obtained with a Keithley 4200 parameter analyzer by using the substrate as a universal back gate from 150 K to 350 K at a pressure of $2 \times 10^{-6}$ Torr. After initial testing, a 15 nm Al$_2$O$_3$ layer was grown over the samples using ALD performed at 170 °C, and the electrical properties of the devices were re-measured showing the mobility enhancement due to the reduction in Coulomb scattering caused by the high-κ dielectric.

AFM and Raman images of a typical monolayer crystal are shown in Figures 1(a) and 1(b). This data provides a strong indication that the MoS$_2$ films are a typical thickness of 0.9 nm and a separation of the in- and out-of-plane modes of 26 cm$^{-1}$. While the film thickness we measured by AFM is greater than the 0.6-0.7 nm value which is typically quoted for exfoliated monolayer films, this value is not sufficiently large to suggest bilayer material (1.3 nm thick). Because the growth is performed directly on Si/SiO$_2$ substrates, the thickness discrepancy is likely a result of interfacial contamination. In addition, PL measurements were taken on the MoS$_2$ films (not shown) and were found to provide significant edge-enhanced PL similar to CVD tungsten disulfide (WS$_2$) films. A strong quenching of the PL intensity in bilayer regions, which would be expected due to the direct to indirect bandgap transition, was also observed.

Backscatter electron images of an additional crystal are shown in Figure 1(c); the presence of a secondary, dendritic-like growth as well as sub-10 nm triangles with no apparent preferred orientation can be observed from these images. These have not yet been identified as residual MoO$_3$ or bilayer growth regions on the crystal but are the likely reason for the high AFM step height measurement.

Several devices with varying length (L) and width (W) ratios were fabricated. The $I_D - V_{GS}$ and $I_D - V_{DS}$ characteristics of a MoS$_2$ transistor with an L/W of 400/1000 nm are shown in Figure 2 as a function of temperature at a 1 V drain bias before and after the deposition of an Al$_2$O$_3$ overcoat. It is important to note that the typical contact resistance, which was extracted using the transmission line method for these devices was $\sim 8 \Omega$ mm at 300 K. This is an extremely high value and thus has a significant negative impact on the ultimate performance of these FETs. Recent work has shown that using low work function metals such as Scandium (Sc) in place of Ti/Au can significantly reduce the contact resistance to much more reasonable values on the order of 0.5-1 Ω mm. In fact, this study claims that despite the linear I-V curves produced in few-layer MoS$_2$, there still remains a significant Schottky barrier height at the metal-semiconductor junction at low $V_{DS}$ when utilizing titanium as the source and drain contacts. This is likely a greater issue in single layer CVD material since the contamination at the interface as well as the large bandgap relative to bi- and few-layer material will tend to increase the barrier height.

The field-effect mobility for these devices was extracted using the following equation:

$$\mu = \frac{dI_{DS}}{dV_{BG}} \frac{L}{WC_g V_{DS}},$$

where $C_g$ is the gate capacitance per unit area, $L$ is the channel length, $W$ is the channel width, $V_{DS}$ is the source-drain voltage, and $\frac{dI_{DS}}{dV_{BG}}$ is the slope of the $I_{DS}$-$V_{GS}$ characteristics taken in the linear region. All mobility values were calculated at a $V_{DS}$ of 0.5 V, and the mobility as a function of temperature is shown in Figure 3. At room temperature without a high-κ top dielectric we were able to measure a field effect mobility of 6.0 cm$^2$/V s, which is very comparable to previously reported values which typically fall within the 0.5-8.0 cm$^2$/V s range. Both before and after deposition of the Al$_2$O$_3$ layer, the devices show increasing in mobility with increasing temperature. In studies on few-layer MoS$_2$, the mobility has been found to increase with decreasing temperature from 300 K to $\sim$30 K which has been attributed to the enhanced scattering of electrons by optical phonons at high temperatures. At temperatures below 30 K in few layer exfoliated materials, the decreasing mobility with decreasing temperature has been described by suggesting the presence of trap states, which act as an impurity band. However, mixed results showing both increasing and decreasing mobility with temperature have been published in the literature for single-layer, back-gated MoS$_2$ FETs prepared with exfoliated material.

Initial studies, as a result of improper dual gating, heavily overestimated the effect of adding top high-κ ALD dielectrics (such as HfO$_2$ and Al$_2$O$_3$ to MoS$_2$) to provide more than a 100 times increase in the field effect mobility. For this work, in back-gated devices the Al$_2$O$_3$ layer was found to increase the field-effect mobility by an average of 3.2 ± 0.4 times at 300 K for all of the devices measured in this study. This value is very similar to the degree of improvement in mobility values reported for few layer (10 nm thick) exfoliated materials with low resistance Sc contacts and suggests that the addition of the top dielectric does in fact reduce scattering on the MoS$_2$ surface and is not a bulk effect. In addition, it provides evidence to rule out reduction in contact resistance as a result of the high-κ dielectric resulting in

![FIG. 1. AFM image (a), high resolution Raman map of the out plane mode intensity (b), and a backscatter FE-SEM image (c) of a typical MoS$_2$ crystal.](image-url)
We observed that while our devices were intrinsically n-doped as a result of processing (a negative bias voltage required to reach complete channel pinch-off), the temperature dependence of the threshold voltage was significantly reduced after the Al₂O₃ growth. Additionally, the on/off ratio was reduced from 10⁹ to 10⁷ suggesting that the doping mechanism in the MoS₂ is related to optical phonon scattering.

In conclusion, back-gated, n-channel MOSFETs were fabricated on individual CVD-grown single-layer MoS₂ crystals. The electrical properties of the devices were measured both before and after the deposition of a 15 nm ALD Al₂O₃ overcoat, which was shown to significantly improve the channels on-state conductance and increase the back-gated mobility by a factor of \( \frac{1}{C^2} \) at room temperature, despite the large contact resistance measured for these devices. While measurements indicate a significantly lower FET mobility using strictly a back-gate compared to dual-gated FET devices, we obtained similar performance to devices fabricated from exfoliated material with the addition of a high-\( \kappa \) coating enhancing the performance of CVD-grown MoS₂.
The authors acknowledge the support of the Army Research Lab (ARL) Director’s Strategic Initiative (DSI) program on interfaces in stacked 2D atomic layered materials. The authors would also like to thank Dr. Pani Varanasi, ARO for his in-depth technical discussion on 2D atomic layer R&D. P.M.A., J.L., S.N, and Z.L. also acknowledge funding support from the ARO MURI program on 2D materials. The views and conclusions contained in this document are those of the authors and should not be interpreted as representing the official policies, either expressed or implied, of the ARL or the U.S. Government. The U.S. Government is authorized to reproduce or distribute reprints for Government purposes notwithstanding any copyright notation herein.