#### AN ABSTRACT OF THE THESIS OF

 Kiyandokht Yazdani-Buicki
 for the degree of Master

 of Science
 in Electrical and Computer Engineering

 presented on January 29, 1986.

 Title:
 DESIGN AND SIMULATION OF A DC-TO-DC HIGH 

 FREQUENCY SERIES-RESONANT CONVERTER

 Redacted for Privacy

 Abstract approved:
 '

A DC-to-DC power converter was designed on the basis of pulse-area modulation which is applied to a series-resonant circuit with internal frequency of 10 Khz. The series-resonant circuit was placed directly in the energy path which provides a means for the thyristors to be naturally commutated.

The design was tested by simulation of the converter with the ElectroMagnetic Transients Program (EMTP). It was found that the converter operates only with a unique reference signal (4.0 Amps). Deviations from this signal failed to produce a DC waveform at the output terminal. This problem is resolved by including a PEAK CURRENT LIMITER to the controller.

.

### DESIGN AND SIMULATION OF A DC-TO-DC HIGH-FREQUENCY SERIES-RESONANT CONVERTER

by

Kiyandokht Yazdani-Buicki

A THESIS

submitted to

Oregon State University

in partial fulfillment of the requirements for the degree of

Master of Science Completed January 29, 1986 Commencement June 1986 APPROVED:

# Redacted for Privacy

Professor of Electrical and Computer Engineering in charge of major

# **Redacted for Privacy**

Head of Department of Electrical and Computer Engineering

**Redacted for Privacy** 

Dean of Graduate School

Date thesis is presented <u>January 29, 1986</u>

#### ACKNOWLEDGEMENTS

This thesis is dedicated to my late father, Rustam Yazdani-Buicki. His loving memories, encouragements, and support continue to motivate my quest for advance education.

I am indebted to professor, Dr. H. K. Lauw who suggested the topic for this thesis and provided invaluable guidance throughout.

I also wish to thank Mr. K. W. McCracken who assisted in the design of the circuit and Dr. M. A. Shirazi who helped me with my English.

## TABLE OF CONTENTS

Chapter		Page
1.	INTRODUCTION	1
2.	DESIGN	5
2.1 2.2 2.3 2.4	The Power Circuit The sensor Circuit Controller SCR Trigger Logic	5 16 18 21
3.	SIMULATION	24
3.1 3.2 3.3	TACS Hybrid The Switches The Sources	24 28 29
4.	RESULTS AND CONCLUSIONS	33
Bibliography		40
Appendix I		41

•

# LIST OF FIGURES

<u>Figure</u>	<i>,</i>	Page
2.1	The DC-to-DC high-frequency series- resonant converter.	6
2.1.1	The protection system for a thyristor and a antiparallel diode.	8
2.1.2	Expected waveforms for the DC-to-DC converter.	9
2.2.1	The Sensor.	17
2.3.1	The Controller for the system.	19
2.4.1	The thyristor trigger logic.	22
3.2.1	The connection of the system in the EMTP.	30
3.3.1	The Norton Equivalent of the source.	32
4.1	The waveforms before designing the PEAK CURRENT LIMITER.	36
4.2	The waveforms after designing the PEAK CURRENT LIMITER.	39

#### DESIGN AND SIMULATION OF A DC-TO-DC HIGH-FREQUENCY SERIES-RESONANT CONVERTER

#### 1. INTRODUCTION

A power electronic converter is a device which converts electric energy of a certain form into electric energy of another form. This difference of form pertains to the waveform of voltage and current at the input and the output of the converter. The waveforms of a DC-to-DC converter are essentially DC.

The converter operates with a high internal frequency of 10 Khz in order to exploit the use of modulation processes and replace the need for a bulky and expensive filter to establish the desired output accuracy. The improvement of solid-state switching elements makes the process of high-frequency switching possible, which basically is dependent upon the turn-off characteristic of thyristors. The thyristor or silicon controlled rectifier is a four layer device which consists of three junctions; the gate, anode and cathode [1]. The thyristor can be considered as two transistors: one p-n-p and one n-p-n. The collector of the n-p-n transistor is connected to the base of the p-n-p transistor [2]. Natural current commutation of the thyristors is obtained by the use of a series-resonant circuit inserted in the direct energy path. The control strategy of the series-resonant converter is based on pulse-area modulation, a concept originally developed at the Delft University of Technology in the Netherlands.

The input voltage is connected to the output terminal through a series-resonant circuit. The input source is also connected to an input low-pass filter capacitor and the input switch matrix. The input switch matrix generates a high-frequency current through the series-resonant circuit. The resonant current is carried through the output switch matrix which detects the desired output waveform through selected rectification. In a oneway energy transfer, the output switch matrix consists simply of a diode bridge. The high-frequency ripple on the rectified resonant current is eliminated by the output low-pass filter capacitor which is connected to the output terminal. The result is a low-frequency output current and an output voltage over the load.

The input switch matrix consists of a combination of four thyristors and four diodes. The diodes are connected antiparallel to the thyristors. When the diodes are conducting, energy is transfered back to the source if the

resonant circuit contains an excess of energy. Another function of the diodes is the minimization of the switching losses during the turn-off process of the thyristors by maintaining the voltage across the thyristor equal to the forward voltage of the diode.

The main part of the converter is the controller. The controller determines the scheduling of the firing signals for control of the energy-flow through the seriesresonant current. The control strategy can be heuristically explained as follows.

A current sensor senses the resonant current from the series-resonant circuit and feeds this signal into a summing amplifier. The algebraic sum of this signal with the reference signal is fed through an integrator. The firing signal occurs when the area under the rectified resonant current equals the area under reference current[3]. This causes the rectified resonant current to be proportional to the reference signal with an accuracy determined by the frequency of the resonant current. The higher the frequency, the higher the accuracy. Since the output current for a DC-to-DC converter equals the rectified resonant current, the output current will be proportional to the reference signal. Therefore, the magnitude of the output current is deterministically controlled to follow

the controllable reference signal. The system can be operated either as a current limited voltage source or as a voltage limited current source [4].

Chapter 2 explains the operation and the design of the system. The design consists of four major components: 1) Power circuit, 2) Sensor circuit, 3) Controller, and 4) SCR trigger logic.

Chapter 3 explains the simulation of the system, of which is an important part the design of the PEAK CURRENT LIMITER. The simulation of the system was done by using the ElectroMagnetic Transients Program (EMTP) [5].

#### 2. DESIGN

The DC-to-DC converter can be viewed as consisting of four major components: (1) Power circuit, (2) Sensor circuit, (3) Controller, and (4) SCR trigger logic. These components are schematically depicted as blocks in figure 2.1 and are respectively numbered 60, 50, 70 and 80.

#### 2.1 THE POWER CIRCUIT

The power circuit contains an optocoupler, the switch matrices, the filter capacitors, and a series-resonant circuit. The switch matrix "SM1" consists of the thyristors and diodes, as indicated by blocks 631, 632, 633 and 634. The switch matrix "SM2" consists of a diode bridge. The power circuit of the converter takes care of the bulk energy transfer from input to output.

The semiconductor optocoupler (TIL119) consists of a light sources, usually an infrared emitting diode, and a light detector, usually a silicon semiconductor, coupled by a transparent dielectric path within an nontransparent housing. It is widely used to electrically isolate one portion of an electronic circuit from another while providing one way information flow, via the light beam of



Figure 2.1. The DC-to-DC high-frequency series-resonant converter.

σ

the optocoupler. A pair of thyristor and a diode with the TIL119 is shown in figure 2.1.1.

The current flows from the positive terminal of the voltage source to its other terminal when the thyristors TH1 and TH2 are conducting (refer to figure 2.1). The thyristors conduct until the resonant current changes polarity. Then, the diodes D1 and D2 limit the voltage over their respective thyristors after they are turned off. The magnitude of the voltage-current product during this process is very limited and this results in minimal switching losses. The diodes D1 and D2 continue to conduct until the thyristors TH3 and TH4 receive a signal from the controller to be turned on. The diodes D3 and D4 again limit the voltage over their respective thyristors after they turn off. The sequence of the topological changes caused by changing switch conditions are shown in figure 2.1.2.

We will make the following calculations to find the values of (a) the series-resonant capacitor "C" and (b) the series-resonant inductor "L". It is assumed that the input source is 100 volts DC, the desired output power is 400 watts and the interval frequency is 10 Khz. This frequency is attained at full power operation when the converter operates at its highest efficiency. Thus, the maximum output current is 4 AMPs.









Figure 2.1.2. Expected waveforms for the DC-to-DC converter.

.

(a) The peak voltage " $V_{cp}$  " of the series-resonant capacitor has to exceed more than the combined voltages of the input source " $E_s$ " and the output voltage " $V_o$ ", i.e., when the voltage " $V_{lc}$ " across the series-resonant elements is minimal.

This voltage " $V_{lc}$ " is determined by the switching mode of operation. Thus, when the thyristors are conducting during the time interval  $T_{kf}$ , the value of  $V_{lc}$  is:

$$V_{1c} = E_s - V_o, \tag{1}$$

and when the diodes are conducting during the time interval  $T_{kr}$ , the value of  $V_{lc}$  is:

$$V_{lc} = E_s + V_o.$$
 (2)

 $V_{lc}$  is minimum when "E<sub>s</sub>" is almost equal to "V<sub>o</sub>". This causes the peak voltage over the seies-resonant capacitor to exceed twice the input voltage  $V_{cp}>2*E_s$ . It follows that the peak to peak voltage of the seriesresonant capacitor exceeds the input voltage more than four times ( $V_{cpp}>4*E_s$ ). The relationship between the peak to peak voltage over the series-resonant capacitor and the resonant current is:

$$V_{\rm cpp} = 1/C \int_{t_k}^{t_{k+1}} |i| dt .$$
(3)

It follows from the above that the series-resonant capacitor (C) is equal to:

$$C = |i|_{avg} * T_{ok} / (4 * E_s).$$
(4)

We need to calculate the values of the average resonant current " $|i|_{avg}$ , and the time interval"  $T_{ok}$  ".

The series-resonant current must satisfy the following equation at all times:

$$\int_{t_k}^{t_{k+1}} |i| dt = K_r \qquad \int_{t_k}^{t_{k+1}} i_r dt.$$
(5)

This control strategy is called pulse-area modulation. Assuming that the reference current  $K_r * i_r$  is constant over the period from  $t_k$  to  $t_{k+1}$ , this relationship can be rewritten as:

$$|\mathbf{i}|_{avg} = K_r * \mathbf{i}_r.$$
 (6)

The magnitude of the output current "i<sub>o</sub>" is determined by the reference current  $K_r * i_r$  so that:

$$\mathbf{1}_{o} = \mathbf{K}_{r} * \mathbf{i}_{r} \cdot \tag{7}$$

We conclude out of equations (6) and (7) that:

$$|i|_{avg} = i_0 = 4.0 \text{ AMP}.$$
 (8)

The instants of time at which the switches are triggered are defined as:

$$t_{k+1} - t_k = T_{kf} + T_{kr} = T_{ok}$$
 (9)

The time interval  $T_{kf}$  specifies the time when thyristors 1 and 2, or 3 and 4 are conducting,(see figure 2.1) which occurs when the energy flows from the source to the resonant circuit. The time interval  $T_{kr}$  determines the time when antiparallel diodes 1 and 2, or 3 and 4 are conducting and happens during a reversed flow of enery from the resonant circuit to the source. The time ratio of these conduction periods:

$$^{T}_{kr} / ^{T}_{kf} \approx 1/4, \qquad (10)$$

13

is a useful value for maximum power operation [6]. By substituting  $T_{kf}$  into equation (9), we obtain:

$$^{T}_{ok,min} = ^{T}_{kr,min} + 4 * T_{kr,min} = 5 * T_{kr,min}$$
(11)

The converter frequency  $f_{i,max}$  in the K<sup>th</sup> interval is:

$$f_{i,max}(K) = 1/(2 * T_{ok,min}).$$
 (12)

The internal frequency for the converter at full power operation is assumed to be 10 Khz. By substituting this value into equation (12), we obtain:

 $T_{okmin} = 50$  micro seconds.

Substituting the average current {i;<sub>avg</sub>, the time interval T<sub>okmin</sub> and the input voltage in equation (4) yields:

C=  $(4*5*10^{-6}) / (4*100) = 5*10^{-7} = 0.5 \text{ micro } F.$ 

The amplitude of the voltage is minimal when the angular frequency "  $W_{\odot}$  " is:

$$W_{o} = 1/(L * c)^{1/2}$$
 (13)

The relationship between frequency  $\rm f_{o},~angular$  frequency  $\rm W_{o}$  and the period  $\rm T_{o}$  is given by:

$$f_{o} = 1/2 * T_{o} = W_{o}/2 * \pi.$$
 (14)

By substituting the angular frequency from equation (13) into equation (14), we obtain:

$$T_{o} = \pi / W_{o} = \pi * \text{ sQRT}(L*C).$$
 (15)

Equation (9) shows that  $T_{kf,min}$  is the minimum time interval during which the thyristors are conducting. During this period, the voltage over the series-resonant capacitor is miniminal. Therefore,  $T_{kf,min}$  is almost equal to  $T_o$ . Thus, substituing this value into equation (9), it follows that:

$$^{T}$$
ok,min  $\approx$   $^{T}$ kr,min +  $^{T}$ o· (16)

By substituting  $T_{ok,min}$  and  $T_{kf,min}$  from equations

(10) and (11) into equation (16), we obtain:

 $T_o = 4 * T_{kr.min} = 40$  micro seconds.

From equation (15), the series-resonant inductor is:

$$L = (T_{o} / \pi)^{2} / C, \qquad (17)$$

and therefore:

 $L = (40/3.14)^2 / 0.5*10^{-6} = 325$  micro henry.

The only unknown values are the sizes of filter capacitors. The filter capacitors  $C_s$  and  $C_o$  are connected to the input voltage source and the load respectively. These capacitors should be chosen to minimize the effect of the source and the load impedances on the performance of the resonant current, which obviously should be primairly dependent on the inserted resonant inductor and capacitor. For example, the value of 10 micro farad appear to be a reasonable choice for the input and output filter capacitors.

#### 2.2 THE SENSOR CIRCUIT

A sensor circuit consists of a shunt resistor and a full-wave rectifier as shown in figure 2.2.1. The shunt resistor is connected to the output of the diode bridge "SM2". This resistor senses the resonant current from the power circuit and the voltage across this resistor is fed as a signal into the full-wave rectifier.

The full-wave rectifier contains three operational amplifiers (LM741) and a diode bridge as shown in figure 2.2.1. When the input voltage increases above 0 V,  $D_{fw4}$  turns ON, and the negative voltage causes diode  $D_{fw2}$  to turn OFF. When the input voltage is negative, diode  $D_{fw2}$  to turns ON while diode  $D_{fw4}$  turns OFF. Amplifier  $U_3$  is a summing amplifier with an output voltage of:

 $V_{\rm L} = -V_{\rm i} - 2*V_{\rm r}.$  (18)

The diodes fw1 and fw3 are used for balancing the current at the output terminal of the operational amplifiers in the back-bias mode.



#### Figure 2.2.1. The Sensor.

#### 2.3 CONTROLLER

The function of the controller is to facilitate the efficient and stable energy-transfer through the power circuit. In designing the power controller, four basic elements are distinguished; (a) the integrator, (b) the summing amplifier, (c) the comparator, and (d) the trigger reset. Figure 2.3.1 shows the connection between these devices.

(a) The series-resonant signal " i " from block 50 feeds into an operational amplifier in block 70. An operational amplifier also can be used to implement active filters like an integrator. As it is shown in figure 2.3.1, two integrators are used, one connected to the output of block 50 and the other to a DAC ( $V_{ref}$ ). These circuits provide an output voltage proportional to the integral of the input voltage where:

$$V_{oI} = -1/(R*C_I) * \int^t v(j) dj.$$
 (19)

The capacitor " $C_I$  " is usually paralleled with an FET switch which is closed when the capacitor is discharged. It is opened when the capacitor is charged, i.e., performing an integration. Initial voltage can



Figure 2.3.1. The Controller for the system.

•

be applied to the capacitor by putting the voltage in series with the switch. In this case, the Retriggerable Monostable Multivibrator (LM74123) feeds back the voltage signal from the output of the power controller into the input of the switches.

(b) The output voltage of the summing device is proportional to the sum of the input voltages which are the two signals " $V_{oIC}$ " and " $V_{oIR}$ " from the integrators. That is:

$$v_{osum} = (11.3 / 3.57) * (v_{oIC} - v_{oIR})$$
 (20)

(c) The "LM311 " is a single high-speed voltage comparator. It is designed to operate at a supply voltage of 5 volt. If the input voltage is higher than zero the output signal will be almost 5 volts.

(d) The Retriggerable Monostable Multivibrator (LM74123) is a device with an output pulse primarily a function of the external capacitor and resistor. The pulse duration can be changed by selecting the sizes of the capacitor and the resistor. The duration of this pulse follows from:

 $T_{w}=K_{d}*R_{t}*C_{exp}(1+0.7/R_{t}).$  (21)

 $\rm T_W$  is the time period determined by the value of the external resistor and capacitor.  $\rm K_d$  is a constant value which is 0.28. C\_{exp} and R\_t are the external capacitor and resistor respecitively.

Let  $T_w$  be 20 micro seconds and the external capacitor be 1000 PF. Therefore, the value of the external resistor is:

$$R_t$$
 (1+0.7/ $R_t$ ) = 20\*10<sup>-6</sup>/0.28\*1000\*10<sup>-9</sup>  
=70 ohms.

#### 2.4 SCR TRIGGER LOGIC

This component of the DC-to-DC converter has the function of properly firing the thyristors corresponding to the chosen control strategy. The logic contains a JK flip-flop and two AND gates as shown in figure 2.4.1. The J and the K terminal are kept logically high. The clock of this JK flip-flop is connected to the output of the Retriggerable Monostable Multivibrator (LM74123). Thus the output changes only during the transient operation of the flip-flop, triggered by the **trailing edge** of the clock. This flip-flop transfers information from the input to the output only at the beginning (or end) of each clock pulse. The outputs of this JK flip-flop are connected to



# Figure 2.4.1. The thyristors trigger logic.

the inputs of the AND gates. The other input of these AND gates is the signal from the LM74123. Thus, the outputs of these AND gates are high if the input signals are high. The output of these AND gates are connected to the blocks 631, 632, 633, and 634.

#### 3.SIMULATION

The system is simulated for understanding the performance of critical variables, so that final protective measures can be included to the actual design. Thus, from the simulation we can obtain a means for non-destructive testing of the overall performance of the converter. Another important purpose of the simulation is to verify the effectiveness of the proposed control strategy and to conduct possible fine-tuning before actual design efforts are undertaken.

A power software proposed for this simulation is the ElectroMagnetic Transients Program (EMTP) which is used here. In particular the Transients Analysis of Control System (TACS) module can be exploited for the design of the controller.

#### 3.1 TACS HYBRID

TACS HYBRID simulates the dynamic interaction between a control system and an electrical network in the EMTP. The TACS was used to design the controller for triggering the thyristors.

The TACS sends the triggering signal when the area under resonant current "i" is equal to the area under

reference current "Kr\*ir", that is:

$$\begin{cases} t_{k+1} \\ |i| dt = \\ t_{k} \end{cases} \begin{cases} t_{k+1} \\ K_{r} * i_{r} dt \\ t_{k} \end{cases}$$
(1)

Since this equation should hold for all operating conditions, a PEAK CURRENT LIMITER has been designed to facilitate this condition from time  $t_k$  to  $t_{k+1}$ . If the PEAK CURRENT LIMITER is not included, a cyclic instability is introduced causing the resonant current to become excessively high. The basic reason for this cyclic instability is excessive accumulation of charge on the capacitor if the pulse area modulation (ASDTIC) [7] control would not permit the diodes to conduct. It is recalled that during the period of diode conduction energy accumulated in resonance circuit will be pumped back into the source. The PEAK CURRENT LIMITER controls the phase angle of the resonant current from pulse to pulse such that a minimal period of diode conduction is secured. This in essence is equivalent to limiting the resonance current within certain limits. The phase angle is extrapolated from the initial conditions at the instants when the thyristors are fired. As a result, the PEAK CURRENT LIMITER also avoids any excessive current stress at each

pulse interval. The value of resonant current with reference to figure 2.1.2 is:

$$i(t) = \frac{V_{1c} - V_{c}(0)}{Z_{1c}} * \sin W_{n} * t + I_{0} * \cos W_{n} * t,$$
(2)

with

$$Z_{lc} = (L/C)^{1/2},$$
 (3)

and

$$W_n = 1/SQRT(L*C), \qquad (4)$$

where  $V_{lc}$  is the voltage across the series-resonant circuit,  $V_{c(0)}$  is the initial voltage of the seriesresonant capacitor.  $I_0$  is the initial value for the series-resonant current, L is the resonant inductor and C is the resonant capacitor.

If the series-resonant current "i" is at a peak value "I<sub>p</sub>", the time "t" should be at "t<sub>p</sub>". This leads to:

$$I_{p}=I_{t}*sinW_{n}*t_{p}+I_{0}*cosW_{n}*t_{p},$$
(5)

where

$$I_{t} = \frac{V_{1c} - V_{c}(0)}{Z_{1c}},$$
 (6)

$$\sin W_n * t_p = I_t / (I_0^2 + I_t^2)^{1/2},$$

and

$$\cos W_n * t_p = I_0 / (I_0^2 + I_t^2)^{1/2}$$
.

Substituting equation (7) into equation (5), we obtain:

$$I_{p} = (I_{0}^{2} + I_{t}^{2})^{1/2}$$
 (8)

Therefore this value could not exceed more than the value of "Kr\*ir".

The thyristors are conducting when the capacitor is charging. When the diodes are conducting, the capacitor is discharged. Thus, the thyristors should be triggered at a moment such that enough capacitor voltage  $V_{\rm cap}$  will be available for the diodes to conduct at the next cycle. This determines the maximum angle for diodes D1 and D2 before the thyristor TH3 and TH4 are triggered (refer to figure 2.1).

27

(7)

The value of  $V_{cap}$  will be compared with the value of  $V_{cmax1}$ . If  $V_{cap}$  is higher than the  $V_{cmax1}$ , the thyristors are triggered as shown in figure 2.1.2.  $V_{cmax1}$  is determind from:

$$V_{cmax1} = V_{1c} + \frac{1}{2} V_{1c}(0)$$
, (9)

where  $V_{lc(0)}$  is the voltage across the series-resonant circuit when the thyristors are conducting and  $V_{lc}$  is the voltage across the resonant circuit when the diodes are conducting.

In other words the controller sends a signal to trigger the thyristors if the peak value of resonant current is smaller than the reference signal and the value of capacitor voltage is higher than the value of  $V_{\rm cmax1}$ . Notice that this control logic is an added logic which overrides the "ASDTIC" control logic, i.e., the thyristors are fired when the area under resonant current is equal to the area under reference signal.

#### 3.2 THE SWITCHES

The use of diodes and thyristors in the EMTP leads to a problem which is refered to as HASH in this thesis. This problem is not dependent on the firing control strategy nor on the configuration type of converter. The problem is caused by the one integration-step error introduced by the EMTP. When the current becomes smaller than zero, the diodes and the thyristors should turn-off. In the EMTP this ideal turn-off will take one additional integration step leading to what is known as the HASH problem.

The HASH problem can be resolved by connecting an inductor in series with the thyristor and a snubber network parallel to the thyristor. The snubber network is a series connection of a capacitor and a resistor.

This circuit is recommended when switches are used in the EMTP [8]. This circuit is implemented into the series-resonant circuit of the DC-to-DC converter.

Figure 3.2.1 shows the DC-to-DC converter which indicates the inclusive of a small resistor connected to the switches. This is to satisfy the EMTP requirement that two switches can not be directly connected to one node.

#### 3.3 SOURCES

The EMTP requires one terminal of the sources to be grounded. Thus the source in the DC-to-DC converter is connected to both sides of the switches. However, this problem can be resolved by using a Norton Equivalent

. 1



Figure 3.2.1. The connection of the system in the EMTP.

.

ω

as shown in figure 3.3.1. The value of the resistor in the Norton Equivalent is taken so small that it does not affect the load current.

.

The simulation of the DC-to-DC converter is explained in more detail in Appendix I.

•





#### 4. RESULTS AND CONCLUSIONS

The DC-to-DC converter was designed and tested with the ElectroMagnetic Transients Program (EMTP). The basic idea is to sense the resonant current from the EMTP and supply this signal to the Transients Analysis of Control system (TACS) as a means of providing the controller with the information for proper triggering the thyristors. Four different parts of the EMTP data case can be discerned in the simulation (see Appendix I): '1) The TACS, 2) The power circuit elements, 3) The electric-network switches, and 4) The sources.

1) The TACS senses voltage and current from the EMTP through the TACS source (types 90 and 91) as shown in Appendix I. All the calculations can be done by means of the supplemental variables and devices. The supplemental variable (type-98) will transfer the information from TACS to the EMTP electric-network elements such as supplying the trigger signal determined in TACS to the EMTP switches representing the converter thyristors.

2) The elements of the circuit should be connected into different nodes as shown in figure 3.2.1. The attached

listing of the data case in Appendix I shows these connection starting at the line provided with the comment card: "SM1".

3) Two types of EMTP switches are used to simulate the diodes and thyristors of the converter. The Thyristors are represents by the type 11 switch, which conducts when the triggering signal from the TACS is equal to zero or greater than zero. The diodes are simulated by either a type 11 switch or a type 13 switch, which conducts when the triggering signal from the TACS is greater than zero. Type 11 switches are used for the diodes of the input switch matrix, whereas the diodes of the output switch matrix are represented by the type 13 switches. This is to avoid the diodes in parallel to the thyristors to be conducting simultaneously.

4) The EMTP source (type 14) can be utilized either a voltage source or a current source. The EMTP will take the value in the source card as a current source when "-1" is punched in columns 9 and 10 of the source card.

The simulation was run on DEC-20 of Department of Electrical and Computer Engineering at Oregon State University. The required computing time to simulate the DC-to-DC converter is reasonable. The execution time for 32 resonance cycles is about 540 seconds (9.0 minutes).

The triggering signal (ASDTIC) will occur when the area under resonant current is equal to the area under reference signal. It was found that the converter operates only with a unique reference signal (4.0 Amps). Deviations from this signal failed to produce the triggering signal (ASDTIC) for the thyristors as shown in figure 4.1. As the reference signal changes, ASDTIC needs more time to equate the area under reference signal to the area under resonant current.

As shown in figure 4.1 the ASDTIC is positive at point A in the first half cycle which triggers thyristors 1 and 2 (refer to figure 2.1). After completion of the natural commutation process of these thyristors, the ASDTIC is negative and not ready to trigger thyristors 3 and 4, causing diodes 1 and 2 to be conducting at point B. This state is maintained for almost 2.00 microseconds, after which the ASDTIC becomes positive and triggers thyristors 3 and 4. The thyristors conduct for almost half a cycle, causing the area under the resonant current to exceed the area under the reference signal by a negative value. This prevents thyristors 1 and 2 from being fired and allows diodes 1 and 2 to conduct for half a cycle. The conduction of diodes pumps the energy back into the





Figure 4.1. The waveforms before designing the PEAK CURRENT LIMITER.

source as the result of the discharge of the series-resonant capacitor. The resulting positive current leads to an excessive value of ASDTIC signal. At point D in figure 4.1, ASDTIC is positive and thyristors 3 and 4 are triggered causing the series-resonant capacitor to be recharged. This limits the growth of the resonant current. Figure 4.1 shows the consequence of this limited development on the growth of the ASDTIC. The value of ASDTIC is positive when the natural commutation of thyristors 1 and 2 occur, allowing thyristors 3 and 4 to conduct without being preceded by a period of conduction of the diodes.

This explains why the design fails except for a unique reference signal and how, as explained in chapter 3, the problem is overcome by introducing a PEAK CURRENT LIMITER in the circuit.

The peak value of resonant current is calculated in the TACS and will be compared with the value of  $K_r * i$ , where  $K_r = 1.707$  and  $i_r$  is the reference signal. If the peak value of resonant current is greater than  $K_r * i_r$ , the thyristors are not allowed to conduct, even if the ASDTIC signal would require these thryistors to conduct.

The ASDTIC continues to compare the area under resonant current and reference signal. If they are equal

the triggering signal will be sent to the EMTP to permit the thyristors to conduct as shown in figure 4.2. The programming steps of the above are detailed in Appendix I.

In conclusion, by inserting the PEAK CURRENT LIMITER to the design, the controller becomes operational with an arbitrary reference signal. It can also be concluded that the proposed feedback control strategy is "selfprotecting". Any fault in the system that disrupts the resonant current signal would also deactivate the controller, thereby protecting the devices in the system.





.

Figure 4.2. The waveforms after designing the PEAK CURRENT LIMITER.

#### BIBLIOGRAPHY

- [1] Dewan, S. B., "Power Semiconductor Circuits", John Wiley & Sons, 1975.
- [2] Csaki, F., Ganszky, K., Ipsits, I., Marti, S., "Power Electronics", Akademial Kiado. Budapest, 1975.
- [3] Schwarz, F. C. and Klaassens, J. B., "A 95-Percent Efficient 1-KW DC Converter with an Internal Frequency of 50 KHZ", IEEE Transactions on Industr. Electr. and Contr. Instr., Vol. IECI-25, No.4, Nov. 1978, pp. 326-333.
- [4] Schwarz, F. C., "An Improved Method of Resonant Current Pulse Modulation for Power Converters", IEEE Transactions on Industr. Electr. and Contr. Instr., Vol. IECI-23, No.2, May 1976, pp. 133-141.
- [5] "ElectroMagnetic Transients Program (EMTP) Rule Book", June 1984.
- [6] Schwarz, F. C. and Klaassens, J. B., "A Controllable 45-KW Current Source for Machines", IEEE Transactions on Industr. Applic., Vol. IA-15, No.4, July/August 1979, pp. 437-444.
- [7] Schwarz, F. C., "Analog Signal to Discrete Time Interval Converter", U.S. Patent Nr. 3,659,184, April 1972.
- [8] Lauw, H. K., "Design Recommendations for Numerical Stability of Power Electronic Converters", EMTP News, Vol.5, Nov. 1980.

APPENDIX

.

APPENDIX I

•

.

STORE BEGIN NEW DATA CASE ABSOLUTE TACS DIMENSIONS 110 450 466 25 70 120 133 - 6 C MISCELLANOUS DATA CARD 1.0E-6 4.20E-3 1 -1 0 0 0 1 1 1 100 100 990 10 TACS HYBRID The voltage and switch current are sensing from the EMTP to the TACS by code numbers 90 C С and 91 as snown in figure 3.2.1. С 90BUSC 70 PUSCO 70BUSH1 Sensing the diode currents for the PEAK CURRENT LIMITER : 90BUSH2 C С 91DIK1 Sensing the load current to desgin the accelerated 91DIK3 starting for the PEAK CURRENT LIMITER ; С C Establishing the resonance capacitor voltage from 91 BUSLM the node voltage of BUSC and BUSCC refere to figure 3.2.1. С 0 These are the value of elements in the resonant circuit 99VCAP for finding the value of impedance for the calculation С С OF PEAK CURRENT LIMITER. C = 0.5 + PLUS1 88CRES = 400.0 # PLUSI This is the value of reference signal. BBLRES С = 6.0 \* PLUS1 Measuring the voltage across the series-resonant 88IRF circuit and the power flow in the circuit. C C =BUSC - BUSH2 = ULC \* IRS SSULC This is the intial condition for the diode 5 and SSPFLOW 6 when the resonance current initialy start to conduct. C -1.000 C 11STEPSG +1000.0 The value of firing signal. 0 SSTWONEG = - 2.0\*PLUS1 BSTENPOS = + 10.0\*PLUS1 All the sources must be input it to type 99. С =DIK1 99DIX1I =DIK3 99DIK3I Sensing the resonance current from a small resistor =STEPSG 99STEP which is connected to the series-resonant circuit in the EMTP. The value of this resistor is 0.02 onms. =BUSM1 - BUSC С С С =BUSR / .020 Finding the absolute value of the resonance current. 99BUSR 99IRS 0 BEIRSSOR MIRS #\*2 BEIRSABS =SCRT(IRSSCR) C Signals for controlling the output diodes. 98FIRE36 = IRS + STEP +0.0001xT12FIR 98FIRE78 = -FIRE36

• •

5.0E-5

Resetting the ASDTIC signal at the triggering time. С BBASDDIF59-T12FIR -T34FIR BBSIGASD =ASDDIF + 0.001 C This is the ASTIC signal and a zero block. 0.0 1.0 SIGASD 0.0 88ASDPRES8-IRSABS +IRF ASDTIC +ASDPRE "DETERMINATION OF FIRING SIGNALS" С ASDTIC BETFIR 60+TWONEG +TENPOS +TENPOS VCAP 88T12MFL50+TFIR +TWONEG +TWONEG 88T34MFL60+TWONEG +TWONEG +TFIR VCAP "PEAK CURRENT LIMITER" C = BUSLM - IRF SSILDRF BBILDRFS = ILDRF \* ILDRF BBILDRFA = SGRT(ILDRFS) = 0.5 \* PLUS1 SSILIM1 88TWOPOS = 2.0 \* PLUS1 ILIM1 ILDRFA SBISTART60+TWOPOS +PLUS1 +PLUS1 88IPEAKL = 1.707 \* IRF \* ISTART FIR12H -T12FIR FIR34M -T34FIR FIR12M BBULCHT152+ULC FIR34M BBULCHT362+ULC = LRES/CRES 88LCRAT BBSGRTLC = SORT(LCRAT) = DIK3I \* DIK3I 89IAUX11 88IAUX12 = (- ULCHT3 - VCAP)/SQRTLC B8IAUX13 = IAUX12 \* IAUX12 88IAUX14 = IAUX11 \* IAUX13 88IPEAK1 = SQRT(IAUX14) 88IAUX31 = DIK1I \* DIK1I 88IAUX32 = (- ULCHT1 - VCAP)/SORTLC 88IAUX33 = IAUX32 \* IAUX32 88IAUX34 = IAUX31 + IAUX33 88IPEAK3 = SORT(IAUX34) IPEAK1IPEAKL 88T12SET60+T12MFL +T12MFL +TWONEG IPEAKJIPEAKL 88T34SET60+T34MFL +T34MFL +TWONEG "LOGIC FOR MAXIMUM DIODE CONDUCTION ANGLE" C -1.000 5.0 11VDRIVE = + ULC - 2.0\*ULCHT3 - VDRIVE 99VCMAX1 99VCHAX3 = + ULC - 2.0\*ULCHT1 + VDRIVE DIK1I 88D12CON60+T34SET +T34SET +TENPOS DIK3I 88D34CON60+T12SET +T12SET +TENPOS VCAP VCMAX1 88T12PRE50+T12SET +T12SET +D34CON VCMAX3 VCAP 88T34PRE60+D12CON +T34SET +T34SET "THE PROTECTION AGAINST THE SHORTING THE SOURCE" C IRS S8T12FIR60+TWONEG +T12PRE +T12PRE 88T34FIR60+T34PRE +T34PRE +TWONEG IRS "PROTECTION AGAINST THE SHORTING THE SOURCE BY EMTP" T34FIR 88D12PRE60+ZER0 +ZER0 +TWONEG T12FIR 88D34PRE60+ZER0 +ZER0 +TWONEG Code 98 will output the firing signals from TACS to EMTP. С. 98FIRE12 =T12FIR 98FIRE34 =T34FIR 98FIRD12 =D12PRE 98FIRD34 =D34PRE 93SIGPOS =TENPOS The outputs which are desired from the TACS. С 33ULCHT1ULCHT3T12FIRIRS IRF ASDTICVCAP T34FIRSIGASD

33VCHAX1	VCMAX3T12HFLT34HFLPFLOW ULC IRSABSD12P	RED34PRE		
BLANK CA	ARD ENDING ALL TACS DATA "POWER CIRCUIT ELEMENTS"			
C	*SM1 *			
BUSI1	SCRA1 0.01			
SCRK 1	BUSM1 0.01			
BUSH1	DIA1 0.01			
DIK1	BUSI1 0.01			
<b>BUSM 0</b>	SCRA2 BUSI1 SURAI			
SCRK2	SCRKI BUSHI			
	DIA2 BUSHI DIAI			
DIK2	CODAT BUSTI SCRAI			
EUSHI EUSHI	SCRK1 BUSM1			
SCRAD	DIA3 BUSM1 DIA1			
DIK3	BUSH1 DIK1 BUSI1	•		
RUS I 1	SCRA4 BUSI1 SCRA1			
SCRK4	BUSHO SCRK1 BUSH1			
RUSMO	DIA4 BUSHI DIAI			
DIK4	BUSII DIKI BUSII			
C NUCHO	"SHZ" DTAS 0,01			•
80572				
DIKJ	DTAA BUSM2 DIAS			
DIKA	BUSHS DIKS BUSL1			
BUSL2	DIA7 BUSM2 DIA5			
DIK7	BUSH2 DIK5 BUSL1			
BUSL1	DIKS DIKS BUSL1			
BUSHO	DIAS BUSH2 DIAS			_
C	THE SERIES RESONANT CRICOLT			2
BUSC	BUSCC 0.40			
BUSCC				3
U BUCT M		-		
PUSEN	"THE ELEMENT IN CASE OF FLOATING SOURCE	,		
BUSH2	1.0E+5			
С	THE RESONANT RESISTOR	•		
BUSH1	BUSC CARACITUR"			
С	*INPUT FILTER CAPACITOR 10.0			1
BUSI1	TOUTOUT ETLIER CAPACITORS"			4
C	200,00 200,00			•
BUSLL BUSLL	PUSIC 200.00	•		
PLANK C	ARD ENDING ALL BRANCHES			
С	"THE ANTI-PARALLEL DIODES (SM1)"		FIRD12	13
11DIA1	DIK1		FIRD12	1
11DIA2	DIK2	CLOSED	FIRD34	13
11DIA3	DIK3	CLOSED	FIRD34	1
11DIA4	DIK4 THE OUTPUT BRIDGE DIODES (SM2)"		57055/	17
	THE BOTTON ENCICE -	CLOSED	FIREJO ETRESA	1
130145		CLUSED	FIRE78	13
13DIA7	DIK7		FIRE78	1
13DIA8	DIK8			
C	"THE THYRISTORS (SHI)"		FIRE12	13
11SCRA1	SCRK1		FIRE12	13
11SCRA2	SCRK 2		FIRE34	13
11SURA3	SLRKJ			

,

11SCRA4 SCRK4 C "LOAD CURRENT MEASUREMENT FOR ACCELERATED STARTER" 13BUSL1 BUSLM CLOSED FIRE34 13 • SIGPOS 1 BLANK CARD ENDING SWITCHES "THE DC SOURCE VOLTAGE" 100.0 1.000 0.0 С -1.0000 14BUSI1 BLANK CARD ENDING SOURCES \$ LISTON BUSM1 BUSM2 BLANK CARD ENDING NODE VOLTAGE OUTPUT REQUEST BLANK CARD ENDING PLOT CARDS BEGIN NEW DATA CASE BLANK CARD ENDING DATA CASE 12345578911234567892123456789312345678941234567895123456789612345678971234567898

;

.