Perng-Yi Ma for the degree of Doctor of Philosophy in Electrical and Computer Engineering presented on October 27. 1978.

Title: OPTIMIZING THE MICROCODE PRODUCED BY A HIGH LEVEL MICROPROGRAMIMING LANGUAGE

Abstract approved:
(Theodore G. Lewis)

The purpose of this research is to develop methods to translate a certain machine independent intermediate language (IML) to efficient horizontal microprograms for a class of microprogrammable machines. This IML has been developed by Malik (12) and is compiled directly from a high level microprogramming language used to implement a microprogrammed interpreter.

An IML-host machine interface design that allows easy modification for language portability should be a primary objective; i.e., the interface design must be of sufficient power and versatility to generate efficient code for a variety of host machines. Transportability is accomplished by the use of a Field Description Model (FDM) and Macro Table which are used to describe the most machine to the translator system.

A register allocation scheme and control flow analysis are employed to allocate the symbolic variables of
the IML to the general purpose registers of the host machine. Again, with the aid of the FDM, a set of 5-tuple microoperations (MOP: OP, I/O, field, phase) is obtained. Then an optimization algorithm is used to detect the parallelism of MOPs, and generate efficient code for a horizontal microprogrammable machine. This research terminated with a study of the effects of the above methods upon the quality of microcode produced for a specific commercial computer.

# Optimizing the Microcode Produced <br> by a High Level <br> Microprogramming Language <br> by <br> Perng-Yi Ma 

A THESIS<br>submitted to<br>Oregon State University

in partial fulfillment of the requirements for the degree of

Doctor of Philosophy
Completed October 27, 1978
Commencement June 1979

## APPROVED:

## Redacted for privacy

# Associate Professor of Computer Science Department in Charge of Major <br> Redacted for privacy 

Head of Depantident of Electrical and Computer Engineering Redacted for privacy

Dean of Graduate School

Date thesis is presented October 27, 1978

Typed by Clara Homyer for Perng-Yi Ma
Chapter Page
I INTRODUCTION ..... 1
1-1 Motivation ..... 1
1-1 Significance of the Research ..... 4
1-3 Thesis Introduction ..... 6
1-4 General Structure of the System ..... 7
II THE FIELD DESCRIPTION MODEL ..... 21
2-1 Introduction ..... 21
2-2 Previous Research Review ..... 22
2-2-1 Dasgupta Model ..... 22
2-2-2 DeWitt Model ..... 23
2-3 General Description of the Host Machine ..... 25
2-3-1 Hardware Description ..... 25
2-3-2 Software Description ..... 27
2-4 Field Description Model ..... 27
2-4-1 Definition of FDM ..... 28
2-4-2 General Rule to Build the FDN ..... 30
2-5 Discussion of the FDM ..... 37
2-6 Conclusion ..... 44
III PASS 1 ..... 46
3-1 Introduction ..... 46
3-2 Problems Arising from the Differences Between Machines ..... 47
3-3 Information Supported by the User ..... 50
3-4 Pass 1 ..... 52
IV PASS 2 ..... 68
4-1 Introduction ..... 68
4-2 Definition and Terminology ..... 72
4-3 Register Allocation/Deallocation Scheme ..... 79
4-3-1 Replacement Priority Assignment ..... 80
4-3-2 RA/D Algorithm ..... 83
4-3-3 Tuple5 Scheme ..... 83
Chapter Page
4-4 Problems Arising From the Control Flow Interface ..... 88
4-5 Initial State of SLC ..... 94
4-6 Final State of SLC ..... 96
4-6-1 Final State of the Forward Branch SLC ..... 101
4-6-2 Next Initial State of Sink SLC ..... 102
4-6-3 Final State of the Backward Branch SLC ..... 106
4-7 Conclusion ..... 106
V PASS 3 ..... 111
5-1 Introduction ..... 111
5-2 General Terminology ..... 114
5-3 The Parallelism and Invertibility of MOP ..... 115
5-3-1 I/0 Resources ..... 115
5-3-2 Timing Phase ..... 118
5-3-3 Field Tuple ..... 120
5-4 The Detection of Parallelism of MOPs ..... 121
5-5 MOPs Allocation and Movement ..... 126
5-5-1 Theoretical Constraints on Optimization ..... 126
5-5-2 Linear Order Compaction Algorithm ..... 129
VI EXAMPLE AND CONCLUSION ..... 135
6-1 Example ..... 135
6-2 Performance Evaluation of Passes ..... 137
6-2-1 Pass 1 ..... 137
6-2-2 Pass 2 ..... 138
6-2-3 Pass 3 ..... 143
6-3 Conclusion ..... 145
BIBLIOGRAPHY ..... 148
APPENDIX ..... 150

## LIST OF ALGORITHMS

Algorithm Page
2-1 General Rule to Determine the FDM ..... 32
2-2 Selection of the Tuple "OP" in FDM ..... 34
2-3 Selection of the Tuple "F" in FDM ..... 34
3-1 General Structure of Pass 1 ..... 54
4-1 General Structure of Pass 2 ..... 71
4-2 RA/D Scheme ..... 84
4-3 Label Table Determination ..... 92
4.4 Initial State of a SLC ..... 97
4-5 Final State of a Forward Branch SLC ..... 102
4.6 Next Initial State of a SLC ..... 107
4-7 Branch Final State of Backward Branch SLF ..... 108
4-8 Sequential Final State of Backward Branch SLC ..... 110
5-1 General Structure of Pass 3 ..... 113
5-2 O(mn) Compaction Algorithm ..... 131
5-3 Subroutine Movement ..... 133

## LIST OF FIGURES

Figure Page
1-1 A Multi-level Computer System ..... 2
1-2 General Structure of the Translation System ..... 8
1-3 Partial IISG of PDP8 Emulator ..... 10
1-4 Partial IESG of PDP8 Emulator ..... 12
2-1 Functional Flow Chart of the Generation of the FDM ..... 31
2-2 Simple Diagram of PDP11/40E CPU ..... 40
2-3 Use of the FDM ..... 45
3-1 Functional Flow Chart of Pass 1 ..... 53
4-1 Simplified Flow Chart of Pass 2 ..... 70
4-2 Forward Branch and Backward Branch ..... 89
4-3 Final States of Forward Branch SLC ..... 99
4-4 Final States of Backward Branch SLC ..... 100
5-1 Timing Conflicts in a Polyphase Micro- instruction ..... 119
5-2 PDP11/40E Processor Clock ..... 124
6-1 General Structure of Example 6-1 ..... 136
6.2 The Variation of the Number of Codes in the Whole System ..... 138
Table Page
3-1 Virtual Machine Information from IISG ..... 56
3-2 TAQs of the Variable ..... 75
4-1 Components of $\operatorname{SR}(I, J)$ ..... 75
4-2 Replacement Priority Assignment ..... 82
4-3 Undetermined Field of PDP11/40E FDM ..... 86
4-4 Label Table ..... 91
5-1 I/O Intersection ..... 117
5-2 <I, 0, T > Conflict Detection ..... 120
5-3 Possible Positions of MOPs in the Alloca- tion Problems ..... 127
6-1 Evaluation of Pass 2 (Number of registers w.r.t. the length of code produced) ..... 141
6-2 Testing $0(\mathrm{mn})$ Algorithm on the Husson's Machine ..... 142
6-3 Testing $O(m n)$ Algorithm on the PDP11/40E Machine ..... 144

## GLOSSARY

Acronyms and symbols
ALU arithmetic logic unit of a computer

CPU
FDM
FS
GPR
IESG
IISG
IML
IS
MDIL
NET
MI
MOP
NR central process unit of a computer Field Description Nodel
final state of a SLC
general purpose registers of the host machine executable statement group of INLL information statement group of IML host machine independent intermediate language initial state of a SLC host machine dependent intermediate language Macro Expansion Table microinstruction microoperation the number of general purpose registers in the host machine

RA/D scheme register allocation and deallocation scheme SLC straight line code
$M_{i} \beta M_{j}$ means $M_{i}$ is data independent of $M_{j}$
//
$M_{i} / / M_{j}$ means $M_{i}$ is parallel $M_{j}$
$><$
|MI! $\quad$ the number of MOPs in MI

# OPTIMIZING THE MICROCODE PRODUCED BY A HIGH 

 LEVEL MICROPROGRAMMING LANGUAGE
## CHAPTER I

INTRODUCTION

## 1-1 Motivation

Recent research in computer systems organization has shown the need for microprogramming tools (1, 3, 5, 6, 19, $20,21,22$ ). Such tools must be able to aid the development of emulators and special purpose processors for high speed applications. For example, the emulation of the IBM $370 / 158$ instruction set is accomplished by a microprogram resident in the control memory of the IBM 370 host.

A microprogram executes from the control memory of a machine which is called the nost computer in this research. The host computer emulates a virtual computer by simulating a target instruction set. The terms "target" and "virtual" are often used interchangeably, and designate the same level in a multi-level system as shown in Figure 1-1.

The resident microprogram at the emulator level of Figure 1-1 must be implemented in much the same fashion as any other computer program. Therefore, it is only logical to apply the lessons learned from software engineering to this task. That is, the notions of structured programming, high level languages, and machine independence directly

| Users <br> language | High level application language | Application software. |
| :---: | :---: | :---: |
| Extended machine | Operating system | $\qquad$ System <br> software |
| Emulator | $\begin{aligned} & \text { Virtual (target) } \\ & \text { machine } \\ & \text { microprogram } \end{aligned}$ | - Control |
| Hardware | Host machine | Electronic circuits |

Figure 1-1. A Multi-level Computer System
apply to the problem of reliable, efficient microcode production (15). However, software engineering is extremely difficult to achieve when dealing with microprograms due to the following problems:

Problem \#1. Host machines widely vary in their architecture. They may be broadly classified as either horizontal (more than one microoperation may be simultaneously executed from one microinstruction) or vertical (single microoperations per microinstruction typically encoded much like machine code). See references $2,12,15$ ) for a detailed discussion of microprogrammable host machines.

Problem \#2. Horizontal microinstruction formats offer added speed of machine operation only if concurrent microoperations can be detected and combined into a single microinstruction. A microprogram is said to
be optimized if the resulting code is of minimum length (length is equal to the number of microinstructions). DeWitt (7) has proven the NPcompleteness of code optimization for machines with horizontal formats. Thus, the approach taken in this research is to concentrate on fast, efficient algorithms that compact the code, but do not guarantee absolute minimum length of code sequence. Problem \#3. Portability. The production of portable, yet compact code for a family of microprogrammable host machines is a topic largely ignored by others. However, the time and effort needed to produce an emulator should not be wasted when changing the host. Indeed, the emulation should be transferable to a number of different host machines with little added effort. A portable emulator is one that can be moved from one machine to another and, more importantly, enables the host designer to work in parallel with the firmware designer. Thus, the virtual machine emulator and host machine hardware are constructed in concert, rather than in an ad hoc fashion.

These and other problems are solved in part by use of a high-level programming language specifically designed to write emulators. A proposed high-level language for implementing emulators is described by Malik (12). Malik's
language is compiled into a portable intermediate form called IML (see Appendix A). The IML version of a virtual machine is then passed on to a translator-portability system for retrofitting to a specific host machine. It is the translation of the IML described by Malik (13) that concerns this investigation.

1-2 Significance of the Research
Most recent research in microprogramming is concerned with the quality of the code generation. Microprogram optimization refers to either reduction of the size of control store or reduction of the execution time of microprograms. Sizeable reductions in the execution time of microprograms may be obtained for horizontal microinstructions. This is due to the ability of horizontal microinstructions to combine more than one microoperation into a single microinstruction. All of the proposed algorithms detect parallelism of microoperations and then allocate microoperations to the smallest number of microinstructions possible. Two parallel microoperations are defined to be any two microoperations that can be executed without conflict. We discuss the kinds of conflicts that can arise in Chapter V.

Early work in code optimization is reviewed by Agrewala (1) with the conclusion that very few techniques exist that can be applied in a practical environment. A
more recent overview in this area is given by Davidson (5), who found that there have been no published results showing the usefulness of any of these methods with large amounts of production microcode.

DeWitt (7) examined some compilers and algorithms proposed as "good" optimization algorithms (19, 21, 22) and found that these algorithms fail to produce the optimal sequence of microinstructions because they do not consider the interaction between register allocation and microoperation concurrency. Furthermore, he found that microoperation concurrency is sometimes determined by the format of the control word as well as by the host hardware. The importance of DeWitt's translating system is that the elevated code generation to the level of symbolic variables so that he could solve the combined problem of optimization and register allocation. In addition he opened the door to portability by supplying:

1) a model capable of describing a wide variety of microprogrammable machines, and
2) a register allocation/deallocation scheme integrated with code generation.

DeWitt's methodology is too general to run on a real machine, because his model does not define the host machine microcode, and the control flow interface problem is not taken into account.
The major significance of this research, then, is
to extend the results of DeWitt, add new techniques for solving the portability problem, and reveal the effectiveness of these methods when placed in use.

1-3 Thesis Introduction
The purpose of this thesis is to solve the problems associated with the translation of a machine independent intermediate language (IML) into an efficient microcode for a variety of microprogrammable machines. The IML defined by Malik (12) is directly compiled from a high level machine independent microprogramming language designed specifically for the realization of some virtual machine. The goals of the resulting system are:
A. Efficiency - The translator must produce the smallest number of horizontal microinstructions practical. This is accomplished by a compaction algorithm described in Chapter $V$.
B. Portability - An arbitrary machine can be used as the host. The system must be portable so that it is easy to retrofit it to any machine. This is accomplished by the Field Description Model discussed in Chapter II.

To realize these goals the following tasks must be done in this research:

1) Devise a model which describes all information needed by the system about the host machine.
2) Design a portable interface to map the machine independent IML into a machine dependent symbolic intermediate language (MDIL).
3) Implement register allocation/deallocation scheme to map symbolic variables in MDIL to machine unit names.
4) Develop a compaction algorithm to detect concurrency of statements which have been register allocated and to generate compact host binary microcode.

The next section provides an overview of the whole system by showing the implementation of a PDP8 virtual machine on a PDP11/40E host.

1-4 General Structure of the System
Based on the analysis of the goals and tasks proposed in the last section, the general structure of a machine independent translation system is described in Figure 1-2. The system requires three passes over the source code to produce compact host microcode. There are two inputs to the system. One is the machine independent intermediate language (IML) which is the realization of some virtual machine. The other is the description of the host machine. The output is the final version of a virtual machine ready to be loaded into a host control store as an optimized sequence of microinstructions which will execute some


Figure 1-2. Structure of the Translation System
virtual machine program stored in the host's main memory. Suppose a PDP8 emulator written in Malik's high-level microprogramming language and translated into an IML stream is input to the system. The INIL stream input to pass 1 is divided into two parts. One, called the intermediate executable statement group (denoted by IESG), contains a set of executable IML codes to describe the functional behavior of the target machine. This IML program is further divided into blocks. Each block is a single entry-multiple exit IML code. Variables defined in each block are either global (universal to the whole emulator program) or local (available only within the current block). The second part of the IML input, called the intermediate information statement group (denoted by IISG), describes the target machine hardware information and lists the variables used by each block.

For the PDP8 emulation, some typical parts of the IISG appear as shown in Figure 1-3. It provides partial hardware information of the target machine and lists one block of variables. This block is used to calculate the effective address of PDP8 target machine.

Note that in Figure 1-3, global variables are used to simulate the registers of the PDP8. For example, the PDP8 has a memory of $4096 \times 12$-bit words called MEM, a program counter called PC, and other registers, e.g., MAR, IR.


The emulation also uses local variables such as the temporary program counter, PCTEMP, and temporary memory address register MART. These are used by the emulation to calculate the effective address prior to an operand fetch by the target PDP8 machine.

The executable IML codes of the "effective address block" are partially illustrated in Figure 1-4. These codes are given in quadruple notation.

The executable section of IML code is produced by the high-level language translator in a form to aid in optimization by pass 1,2 , and 3. For example, temporary variables are tagged (,+- ) to indicate whether use will continue or not. This helps the register allocator.

The two-part IML stream is input to pass 1 as shown in Figure 1-2. The Macro Table (provided by the user) is consulted during pass 1 in order to expand each IML statement into a host-machine dependent macro. This process is illustrated for the PDP8 emulation by expanding the first four executable IML statements of Figure 1-4.

IML Macro Table
EXTR PGEADR IR +T.003 The first IML code of Figure 1-4.

PUSH1 *1+IR TOS

The following three codes are its macro expansion.

## Comments

Copy the IR into the top of the stack (TOS) of the PDP11/40E. Pass 1 tags IR as a global symbolic variable (denoted by sign "1") that will be used later (denoted by the sign "+").

| IML *IESG Section) |  |  |  |  | Comments |
| :---: | :---: | :---: | :---: | :---: | :---: |
| OOG | EFTADR |  |  |  | Name of executable block for address calculation. |
|  | EXTR | PGEADR | IR | +T. 003 | Get PGEADR from IR, put into temporary register designated as T.003. |
|  | MOVE | -T. 003 | ADR |  | Copy to ADR, The "-" indicates that T. 003 will no longer be used in this block. (The "-" in the previous line indicates later use.) These tags $(+,-)$ are cues to be used by the register allocator. |
|  | CONDF | .IR.7 | TL. 001 |  | Test bit 7 of IR, and branch to label L. 001 if zero. The label is designated "T" to indicate a True/False branch. |
|  | SUB | PC | c1 | PCTEMP | Decrement PC by constant 1, and store it in PCTEMP. |
|  | EXTR | CRNTPG | PCTEMP | +T.004 | Extract CRNTPG (current page number) from PCTEMP and place into active temporary variable T.004. |
|  | MOVE | -T. 004 | PCTEMP |  | Copy from temporary variable T. 004 (made inactive "-") into PCTEMP. |
|  | OR | PCTEMP | ADR | MAR | Inclusive OR PCTEMP with ADR and store into MAR. |

Figure 1-4. Partial IESG of PDP8 Emulator
INL Macro Table

RSMK TOS PGEADR $\quad$\begin{tabular}{l}
Comments <br>
MOVES D

 

Right-shift and mask the <br>
TOS word with PGEADR as a <br>
mask and store into host <br>
register D.
\end{tabular}

The macro expanded version of EXTR still uses symbolic variables PGEADR, T.003, and IR. However, the macro also introduces PDP11/40E host machine registers. For example, the D register is the output from the ALU. The TOS register is actually a 16 -word pushdown stack in the PDP11/40E host.
MOVE $-T .003$ ADR The second IML code of Figure $1=4$ -

MOVE3 *2-T. 003 D Copy from T. 003 to host D. Pass 1 tags T. 003 as a local variable that will not be used subsequently in this block (indicated by "-"). When the MOVE3 is done, the register allocated to T. 003 may be reallocated to another variable.

MOVE 5 D *2+ADR Copy from host $D$ to symbolic ADR. Pass 1 tags $A D R$ as a local variable that will be used later.

The macro above uses two different forms of MOVE because the PDP11/40E microoperation for MOVE commands when copying from $D$ differ from those when copying to $D$.


The CONDF code is performed by testing bit 7 of the symbolic variable IR. If a "1" is placed in the EUBC (a hardware register on the PDP11/40E host) the BRCH microoperation fails to cause a branch to L.001. On the other hand, if a zero is placed in EUBC, the branch to P.001 is taken. In pass 3, the actual value of P.001 is determined along with L. 001 .


| MOVE 7 | 16 | B | Copy constant 16 to register B. 16 is obtained by shifting a one by 4 bits due to a 12-bit target word on a 26 -bit host. Hence, $c 1=16$, is put into B. |
| :---: | :---: | :---: | :---: |
| SUB | * 1-PC | B D | Subtract register $B$ from $P C$ and put into register D. Pass 2 tags PC as a global symbolic variable that will not be used subsequently in this block. When the subtract is done, the register allocated to PC may be reallocated to another variable. |



MOVE5 D *2+PCTEMP Copy register D to PCTEMP. Pass 1 tags PCTEMP as a local variable that will be used later, hence the "+" sign. This register may not be reallocated as permitted by the PC variable, in this block.

Register $B$ is a host register for input to the ALU. Thus, host registers $A$ and $B$ are used for binary microoperations on the PDP11/40E host.

The macro expansion above illustrates the use of tags placed in the IML stream by pass 1 as well as the macro expansion process.

Macro expansion of each block continues until the IML stream is exhausted. The result is a set of host machine dependent codes (MDIL) with partially symbolic variable.

Several problems remain before the output from pass 1 can be used on the PDP11/40E. First, we must allocate the symbolic variables to the general purpose registers of the actual host machine. Then, we can assign the binary microcode to each symbolic assembler code. Finally, we must resolve addresses (L.001). This additional step is done in pass 2.

In pass 2, the FDM (field description model) is used to define each MDIL instruction. This yields executable microoperations which will run on an actual host. FDM is
actually a set of primitive operations used to describe the host machine control memory. Each primitive operation is defined by a 5 -tuples in the form $\langle 0 \mathrm{P}, \mathrm{I}, \mathrm{O}, \mathrm{F}, \mathrm{P}\rangle$.

OP: operation code of this primitive operation. I/0: host machine resources used as the inputs and outputs by this OP.

T: timing period of the machine needed to execute the $\langle O P, I, O\rangle$.

F: a set of fields in the host machine microinstruction format used to execute the $\langle O P, I, 0\rangle$. For example, one of the primitive operations in the FDM of PDP11/40E is:

OP: SUB
I : One of the general purpose registers and register B of PDP11/40E.

0 : register D of PDP11/40E.
$T$ : pulse P 2
F: Field RIF Determined by register used by variable.

Field $\operatorname{SRX}=1$ Use $\operatorname{RIF}(0: 3)$ as the address of register. This tells the host which register to use in the subtraction.

Field SBM $=0$ Copy register $B$ to $B$ multiplexer in preparation for the subtract. This inputs $B$ to the ALC.

| Field $S A L U=6$ | The ALU is told to SUB. |
| :--- | :--- |
| Field $D A D=8$ | The ALU is told to SUB. |
| Field CLK $=2$ | The $S U B$ is to occur during the |
|  | second clock pulse of the micro- |
|  | instruction. |
| Field XUPF | Determined by the next address. |
| Field CD=1 | Copy result from ALU to register |

The rest of the fields are not used.
This primitive operation can be used to define the MDIL code:

> SUB *1-PC B D $\quad$; subtract register B from PC and store in register $D$.

The FDM of each primitive operation is stored in a table and used by pass 2. Note that any host machine may be described by an appropriate FDM table. Hence, the portability of the system depends on the flexibility of
this table.
The remaining chapters give generalized algorithms for producing compact, portable microprograms on a class of horizontal microprogrammable machines (pass 3). The PDP8/PDP11/40E example used throughout will illustrate that the techniques are quite general and apply to other highlevel languages and host machines.

The results from pass 3 have been omitted from this
introduction, but a complete PDP8 emulation is given in Chapter VI. For results of the compaction and register allocation algorithms see Chapter VI and Appendix E.

Chapter II develops the FDM (field description model) to describe general host machines. The purpose of this model is to describe an arbitrary horizontal microprogrammable host machine to the IML translator. Thus, portability is obtained if any other machine is used as the host, without altering the translation system. However, code efficiency is obtained only if the model can support sufficient host information to decode the IML and produce "compact" microcode. Microcode efficiency is the subject of Chapter V.

Chapter III solves problems that arise from the architectural differences between the virtual machine realized by the IML input stream and the host machine described by the FDM model. These problems include differences in the word size, memory size, arithmetic mode, hardware mismatch, and operation format mismatch. Portability and efficiency may be traded off in an attempt to solve these problems.

The purpose of Chapter IV (pass 2) is to assign binary microcode to each statement in the MDII stream. Before this process can be completed all symbolic variables have to be allocated to the general purpose registers (GPR) of the host machine. In general, the number of variables
in the program is greater than the number of registers of the host machine. In this case, one of the "less active" variables allocated to a register must be deallocated. "Load" and "store" operations are used to move operands between memory and the central processor's working registers.

The block structure of the MDIL stream from pass 2 is divided into a set of straight line code segments (SLC). The "state" of a GPR is defined for each SLC as the assignment of operands to the GPR. In loops, some extra load and store operations are needed to force the states of the GPRs equal to the initial state of the loop immediately before a backward branch operation. In this pass, an efficient register allocation/deallocation scheme and control flow interface scheme are developed to keep the number of "load" and "store" operations as small as possible.

After all symbolic variables have been allocated to the GPR registers, the microinstruction field value and timing phase are assigned to each statement. This produces a set of microoperations (MOP) in a 5-tuple representation. <OP, I, O, F, P〉, for each SLC in each block of MDIL.

The 5-tuples obtained from pass 2 may be exchangeable with one another due to their independence. This fact is used to detect whether a particular MOP can move toward the beginning of the SLC. Whenever a 5-tuple is
moved forward in the SLC possible concurrency is checked. Chapter V (pass 3) examines the 5-tuples of each SLC to detect and combine concurrent 5-tuples into fewer microinstructions. Thus, a compaction algorithm is developed to allocate the sequences of microoperations into compact concurrent microinstruction.

The optimization of microoperations produced from a portable high level language is known to be an NP-complete problem (7). Invertibility (defined as the situation where two MOPs are data independent with each other) is the cause of the ND-complete optimization problem, but data dependency among MOPs limits their invertibility. After some restrictions are put on the allocation of MOPs, as $0(\mathrm{mn})$ algorithm is developed which may not produce optimum code, but produces the "best" possible code when it applies to the real machine.

In Chapter VI we explore the quality of the linear time compaction algorithm and show that it is close to the best that can be done with real machines.

## CHAPTER II

## THE FIELD DESCRIPTION MODEL

## 2-1 Introduction

The purpose of this chapter is to develop a model used to describe arbitrary microprogrammable host machines in order to get both portability and efficiency from the translation system when machine independent IML is translated to a host machine microcode. By portability we mean that when other host machine is used, only this model is changed. Effective translation can take place if the model supplies all information about the host machine which will be needed to translate the virtual machine into microcode for a subsequent host machine. The following goals are set up for designing this model:

1) The format of this model is machine independent so that it easily fits other machines.
2) The model is comprehensive in that it includes all host machine information needed in the system and it can describe the INI well.
3) This model provides an easy way to detect the conflicts between any two operations.

Section 2-2 surveys earlier research done in this area. Section 2-3 gives a brief analysis of a microprogrammable machine used as an example host. Section $2-4$ describes how the Field Description Model is developed to suit the
system. The use of this model is illustrated in section $2-5$ and $2-6$.

2-2 Previous research review
Two different models proposed by Dasgupta (3) and DeWitt (6), respectively, have previously been used to describe an arbitrary host machine and its corresponding concurrency of microoperations.

2-2-1 Dasgupta Model
In Dasgupta's model (3), the host machine is described in terms of a sequency of microoperations. Each microoperation is denoted by the 5-tuple.
$m=\langle O P, S C, S K, U, V\rangle$
where
"OP" designates a primitive operation,
"SC," "SK" denote the data source and sink sets respectively for "OP,"
"U" denotes the set of operational units and/or
paths required to execute $m$,
"V" is a timing period in which $m$ is executed.
One criterion used to detect the concurrency of microoperations is: If there is no source/sink conflict and no operational unit conflict between two operations, they can be combined into one microinstruction.

This model is hardware oriented. All necessary machine units associated with the microoperation are given
in the 5-tuple. The model is inadequate as a portable translator model for the following reasons:

1) Because of architectural complexity of the host machines, it is not easy to display all physical operational units which are used to execute the operation.
2) Detection of the operational unit conflicts is another complexity, if the model cannot display all hardware units.
3) Some counter examples given by DeWitt show that even if there is no hardware unit conflict between two operations, they still cannot be executed in one microinstruction.

## 2-2-2 DeWitt Model

Dewitt (6) found that the concurrency permitted by microoperations is sometimes determined not simply by the hardware configurations but also by the format of the control word chosen by the designer. This observation motivated the control word model for determining parallel operations. This model describes a host machine, a set of blocks $B$, and a set of configurations C. Each block (which corresponds to the first three tuples of the Dasgupta Model) describes a set of microoperations or a field in the microinstruction. Each configuration describes a legal combination of microoperations. The set $C$ contains
a description of all the legal microinstructions for the machine. Thus, in order to determine whether two or more microoperations can be executed concurrently, the corresponding block for each operation is identified first and the set $C$ is examined to determine if a configuration $C_{j}$ exists in such a way that each block is an element of $C_{j}$. In conclusion, this model utilizes a logical approach for describing the concurrency available in host machines rather than a physical approach as in the Dasgupta Model. The factor determining success of the Control Word Model is whether this model can successfully describe all the legal microinstructions a machine can execute.

This model provides a correct method to determine the concurrency of microoperations, but there are still some problems it does not solve. Among these problems are:

1) In using this model, one has to determine the independent block first, then check for concurrency of blocks in order to get a "legal" configuration. DeWitt does not give a method for finding concurrency of the blocks. This might be a heavy burden for a user who is not familiar with the host machine.
2) This model does not supply the binary microcode of each microoperation.
3) The model in the Dewitt system is not used to map the machine independent code to machine
dependent code.
These two models fail to satisfy the needs of our translation system, but lead to a modified model called the Field Description Model described in the next section.

## 2-3 General Description of the Host Machine

To summarize all host information into a fixed format model to suit the translation system is challenging work because of the substantial architectural differences in a variety of microprogrammable machines. In this section an example host machine is briefly analyzed and critical features extracted and used in the model.

## 2-3-1 Hardware Description

In order to describe the IISG of the IML, the following hardware information of the host machine must be known:

1) Word size and memory size.
2) Arithmetic mode.
3) Status registers used to display flag settings, e.g., carry, overflow.
4) Storage devices
a. Primary memory used to store virtual machine executable programs,
b. Control memory used to store the final version of virtual machine;
c. General purpose registers (GPRs) used to hold the variables declared in the IISG,
d. Working registers used to perform ALU operations (in most machines, working register and the GPR are the same), and e. Any other machine units.
5) Hardware configuration and stack. The IML will supply information about a stack, if it exists in the virtual machine.
6) The method used to determine the next microaddress.
```
- Example 2-1:
The example host machine is the PDP11/40E, and the following hardware information is extracted:
```

Items
word size
arithmetic mode
flags setting
storage devices main memory
control memory 1024 words RAM, 256 words ROM
general purpose
register (GPR)
working register GPR is used as the working
other machine units names
and 32 words PROM 16 words register

Information
16 bits
2's complement
carry, overflow, negative and zeros registers EUBC, UPF, EUPF, TOS, BA, B, D, etc.

## Items

hardware configuration

Information
16 words stack, processor status register (used to set flags), shifter, masker, etc. 4

2-3-2 Software Description
From the functional behavior viewpoint, a microprogrammable machine is simply a machine consisting of a set of primitive operations encoded and stored in a control memory. When one of these operations is executed, a set of hardware units is activated to process the data during a certain timing period with reference to the machine cycle. This set of primitive operations is used to emulate the statement in IESG of IML.

The efficient emulation of IML involves the following questions:

1) How are primitive operations chosen to describe the IML?
2) How is hardware unit information used in the corresponding operation supplied?
3) How is the binary microcode associated with the primitive operation?

2-4 Field Description Model
Each host machine has a unique microinstruction format which consists of a set of fields. Each microoperation has fixed fields in the MI format where binary
microcodes are assigned. The set of fields of each microoperation can be considered as the logical operational unit and used as the residence in the execution of this microoperation. If the physical operational unit in Dasgupta's model is replaced by this logical operational unit, the shortcomings given in the last section to explain why the illustrated models fail to satisfy the needs of our system can be alleviated. This modified model can get the following advantages immediately:

1) All the necessary fields used to execute the microoperation are easily illustrated in the microinstruction format.
2) The binary microcode is obtained directly from the value of each field.

Further, in Chapter $V$, we successfully develop a rule to detect the concurrency of microoperations given this modified model. These enhancements motivated the development of the Field Description Model that meets the objectives proposed in the first section.

2-4-1 Definition of the FDM
The Field Description Model (FDM) represents the host machine as a set of microoperations (MOPs).

$$
F D M=\left\{M_{i}, 1 \leq i \leq n\right\}
$$

Each MOP, $M_{i}$, which is identified by a unique index $i$ is denoted by a set of five tuples,

$$
M_{i}=\{O P, I, O, F, P\}
$$

and each tuple is expanded by specifying its domain. Each domain enumerates all the legal values which the component can assume. The tuple components are:

OP: Designates the primitive operation to be performed.

I : Denotes the resources used as the input to the OP .

0 : Denotes the resource used as the output to the OP .

F: Denotes the set of fields which are occupied in the microinstruction format when $O P, I, O$ is executing.
$P$ : Denotes the set of timing phases at which the $\langle O P, I, O\rangle$ is executing.

The following example will illustrate this idea.

- Example 2-2:

One of the MOPs in the FDM of the PDP11/40E $(7,8)$ is described by:

$$
M_{i}=\langle A D D, I, O, F, P\rangle
$$

where

1) The domain of $I$ is register $B$ and the set of the general purpose registers.
2) The domain of output is register $D$.
3) The domain of timing is pulse 2.
4) The domain of field is as follows: (The meaning of each field is described in Appendix B) Field 1 specifies one register from the set GPR. Field 13 specifies the next address.

Field 6=9 (specifies the operation ADD). Field 2=1 (allows Field 1 to be used as a source of general register address).

Field $5=0$ ( $B$ register $\rightarrow B$ mux). Field 12=2 (this MOP is activated in pulse 2). Field 19=1 (allows clocking the ALU into D register).

The remaining fields are not used in this MOP.
5) The domain of $O F$ is operation $A D D .44$

A complete FDM of the PDP11/40E is described in Appendix B. There are 41 MOPs in the model which are used to describe the host machine and decode most statements in IESG of IML. For each MOP, there are some items in tuples I, 0 , and $F$ which cannot be determined when the model is built. For instance, in example 2-2, one GPR is to be used as the input, so field 1 is undetermined. The selection of the register used as the input is determined from the register allocation/deallocation scheme in Chapter IV. The determination of field 1 and field 13 are shown in Chapter IV and Chapter V, respectively.

2-4-2 General Rule to Build the FDM
The general rule to determine the FDM is described in Figure 2-1 and Algorithm 2-1 which implies the following steps in the selection of the five tuples.


Figure 2-1. Functional Flow Chart of the Generation of the FDM

Algorithm 2－1．General Rule to Determine the FDM

Comment：The Field Description Model（FDM）is built by the user to supply the host machine primitive operations．

BEGIN
CALL ALGORITHM 2－2 TO OBTAIN ALL NECESSARY＂OPs＂WHICH ARE SUFFICIENT TO DESCRIBE THE IESG OF IML
SELECT THE LEGAL 〈I，O〉 ASSOCIATED WITH EACH＂OP＂SUCH THAT THERE IS NO CONFLICT IN THE EXECUTION OF 〈OP，I，O〉
IF THE RESOURCES USED AS 〈I，O＞ARE THE MACHINE UNIT NAMES
THEN ASSIGN THE MACHINE UNIT NAMES TO＜ 1,0$\rangle$ DIRECTLY ELSE（These resources used as the $\langle I, 0\rangle$ cannot be determined now）
ASSIGN THE CORRESPONDING NNEMONIC VARIABLE TO＜I， 0 〉
（This variable will be determined in Chapter IV）
CALL ALGORITHM 2－3 TO DIVIDE LOGICALLY THE CONTROL STORE CYCLE INTO A SET OF PHASES AND EACH 〈OP，I，O〉IS ASSIGNED TO THE CORRESPONDING PHASES（S）
FROM THE MICROINSTRUCTION FORNAT，FIND THE FIELDS USED TO
EXECUTE THE 〈OP，I，O〉AND DETERMINED THE VALUE OF EACH FIELD
IF THE FIELD VALUE CAN BE DETERMINED FROM 〈OP，I，O〉 then field value is assigned to the corresponding NUMERICAL VALUE
ELSE FIELD VALUE IS ASSIGNED TO AN ALPHABETIC VALUE and WILL BE DETERMINED IN PASS 2
BASED ON THE MACHINE CONSTRAINT，GET A RULE TO DETECT THE CONCURRENCY OF MOPs（This idea is illustrated in Chapter V） END．

## OP,I,O Selection

The "OP" selection directly influences the efficiency of the FDM. From the objective viewpoint, the basic function of the model is to map the IML into machine dependent code. This mapping is one-to-one for simple IML operations, and, one-to-many for complex IML operations. The set of operations in the FDM must be able to. express simple operations in the IML. The general rules for choosing the "OP" used in the FDN are described in Algorithm 2-2. The I/O resources must be selected so that there are no conflicts in the execution of $\langle O P, I, O\rangle$. The following example will illustrate this idea.

- A Example 2-3:

In the PDP11/40E $(7,8)$, addition is one of the $A L U$ operations. The input resources to the arithmetic logic unit are BIN and AIN, respectively. The choice of an output register must consider possible I/o conflicts if register $B$ and one register from the set of general purpose registers (GPR) are used as inputs.

If one register from the set of GPRs is used as the output resource, then conflict may occur within this mOP. For example, the statement

$$
\mathrm{R} 2+\mathrm{B} \rightarrow \mathrm{R} 3 \quad ; \text { add } \mathrm{R} 2 \text { and register } B \text { to } R 3
$$

is not allowed by the PDP11/40E host in one microinstruction due to the conflict between $R 2$ and $R 3$. In this case,

Algorithm 2-2. Selection of Tuple "OP" in FDM


END.

* Some complex IML stmts are decoded by the translation system. The detail is in Chapter III.

Algorithm 2-3. Selection of Tuple "F" in FDM

## BEGIN

IF THE CONTROL CYCLE IS PHYSICALLY DIVIDED INTO SEVERAL
PHASES AND ASSIGNED TO EACH MICROOPERATION
THEN THE LOGICAL PHASE=THE PHYSICAL PHASE
ELSE BASED ON THE SEQUENCE OF THE MICROOPERATIONS APPEAR IN THE MICROINSTRUCTION, THE CONTROL STORE CYCLE IS LOGICALLY DIVIDED INTO A SET OF PHASES AND EACH PRIMITIVE OPERATION IS ASSIGNED TO THE CORRESPONDING PHASE
END,
a set of GPRs cannot be used as the output resource. Instead, register D is used as the output resource to make sure this MOP is executable and causes no conflict in $\langle 0 \mathrm{P}, \mathrm{I}, \mathrm{O}\rangle . \mathrm{T}^{-1}$

Each $\langle O P, I, O\rangle$ is a primitive operation and from the characteristics of horizontal microprogrammable machines, more than one of these primitive operations may be executed in the same microinstruction. In order to construct this kind of microinstruction, we must consider "residence conflicts" and possible "timing" conflicts.

## Timing Tuple Assignment

The execution of a microinstruction is controlled by the fixed control store cycle. Within this cycle, most machines provide multiple phases (polyphases) of timing periods for each microinstruction. In this research the control cycle is logically broken into several distinct phases and control signals are issued at each phase. According to the sequence of the $\langle O P, I, O\rangle$ appearing in the microinstruction, each primitive operation is assigned to one or more logical phases. The general rule is described in Algorithm 2-3. The following example will illustrate this idea.

## - Example 2-4:

In the Mathilda machine (18), the microinstruction
is implemented in a polyphase manner. The logical phases of microinstruction execution are the following:

1) Performing data transport on the main data path.
2) Executing shift and other operations.
3) Calculating the address of the next microinstruction to be executed.

Another example is the Microdata 3200 machine (16). where each 135 nano-second clock is needed to get and execute a single 32-bit microinstruction from control store. This control cycle is logically divided into three phases, which are:

P1: Test evaluation condition.
P2: Action of the current instruction.
P3: Branch, on the basis of the test value from P1. Thus, all microoperations of these machines can be logically assigned to three phases. $\varangle \neq$

## Field Tuple Selection

The choice of the set of fields associated with the $\langle O P, I, O\rangle$ is obtained directly from the microinstruction format of the host machine. The value of each field is classified as one of two kinds. One is the commercial value already defined. The other is the alphabetical value determined later. The following example explains this idea.

- Example 2-5:

In the PDP11/40E (7,8), the eighty bit microinstruction format is divided into 27 fields. The field tuple associated with each $\langle O P, I, O\rangle$ uses these 27 fields directly. In reference example 2-1, seven fields are used in the field tuple of this MOF and classified into two kinds:

1) The field value has already been defined. Field 2 is set to use the GPR as the input resource.

Field 5 is set to use the register $B$. Field 6 is set to use the OP ADD. Field 12 is set to use clock 2. Field 19 is set to clock register D.
2) The field has not yet been defined. Field 1 is a function of GPR selection. Field 13 is determined by the next microaddress.

2-5 Discussion of the FDM
The FDM is a modified Dasgupta model in which the logical operational unit is a set of fields replacing the physical operational unit referenced by the microinstruction format. The FDM overcomes the disadvantages listed in section 2-2, and includes other important features as follows:

1) The field tuple implicitly limits the number of MOPs in the MI. The fields associated with
each MOP, and the number of MOPs in one MI are inherently constrained by the host machine. When the number of MOPs in a MI is equal to the length of the MI, all fields in MI are occupied, making it impossible to add another MOP to this MI. This feature is used to advantage in the code compaction algorithm of Chapter $V$.
2) Because of the architectural complexity of host machines, it is hard to display all physical operational units for each MOP. This adds difficulty to the detection of physical unit conflicts. But in the FDM, all physical units used in one MOP can be expressed in terms of the logical operational unit. Then, all physical operational unit conflicts between MOPs can be detected from their logical operational unit.

- Example 2-6:

In the PDP11/40E $(7,8)$, the RD bus has three potential resources: 1) GPR, 2) the processor status word, and 3) the extension. Each of the three can independently gate a word onto the RD bus. Usually two resources gated onto the RD bus would result in an error. When the following operations are involved, M1: $400 \longrightarrow \mathrm{D}, \mathrm{P} 2$; copy constant 400 to register D

## ；in pulse P2

M2：$D \rightarrow R 6, P 3$ ；copy register $D$ to $R 6$ in pulse $P 3$ ． R6 is set to a constant value，400．With reference to Figure 2－2，the physical operational units used in M1 are the RD bus and AIN．In M2，it appears as if only the Bus is used as the physical unit．If this assumption were true， then M1 and M2 would be executed in one MI during clock cycle 3 ，the $I / 0$ conflict being avoided by the timing pulse．But，in fact the new value of $R 6$ is its old value with bit 8 set instead of 400．Why？This idiosyncrasy is handled by the FDM by switching M1 and M2 to the following： M1 〈MOVE6，400，D，F1，P2〉；same actions as the M2 〈MOVE5，D，R6，F2，P3＞；previous statements

Domain of F1 is：
Domain of F 2 is：
Field 6＝0
Field 14：1
Field $14=15$
Field 16＝25
Field 17＝0
Field 18＝400
Field 19＝1
（The set of fields used in M1 or M2 is defined from Appendix B．）

The logical operational unit of M2 is examined．
From the host machine manual as field 1 and field 2 are set and the corresponding register is being clocked， the RD bus is activated again．This implies that the RD bus is used as the physical unit in M2．Hence there is a physical operational unit conflict so that the potential
concurrency cannot be permitted. As is seen, the fields used in one MOP can express hardware characteristics of a host computer.


Figure 2-2. $\underset{\text { PDP11/40E CPU }}{\text { Simple Diagram }}$ of PDP11/40E CPU

Furthermore, the physical operational unit conflict can be detected from the field tuples. In F2, as field 1 and field 2 are set it implies that the $R D$ bus is activated. In F1, as field 14 is set it implies that the emit value is sent to the RD bus. In the detection of RD bus conflicts, we only check these three fields by the following rule:

$$
\text { IF }(f(1,14)=1) \text { and }(f(2,1) \text { are set })
$$

THEN there is an RD bus conflict between M1 and M2

ELSE no conflict
where $f(i, j)$ means field $j$ in $M O P_{i} \cdot \nabla \nabla$
3) Some field can be shared by more than one MOP in one microinstruction (MI) and will not cause a conflict. This feature can be used to detect whether two MOPs can be executed in one MI even if there is a physical operational unit conflict in the same timing phase. To understand this point, the fields in the MI format are grouped into two categories first, then an example is given to illuminate this feature.

There are two kinds of fields in the MI format denoted by $F_{A}$ and $F_{B}$, respectively.

$$
\begin{aligned}
\mathrm{F}_{\mathrm{A}}= & \left\{f_{i} \mid \text { if } f_{i}\right\} \text { is used by more than one MOP } \\
& \text { in the same MI and the values assigned } \\
& \text { to these fields are the same, it will } \\
& \text { cause no conflict. }
\end{aligned}
$$

For example, the literal field can be used by more than one MOP in the same MI only if the value assigned to this field is the same. Obviously, if this kind of field is used by more than one MOP and the field value is not the same, it causes a conflict.

$$
\begin{aligned}
F_{B}= & \left\{f_{i} \mid \text { if } f_{i}\right. \text { is used by more than one MOP } \\
& \text { in the same MI, it will cause a conflict } \\
& \text { even if the field value is the same }\}
\end{aligned}
$$ For example, when the machine has only one ALU

operational unit, if two MOPs try to execute the same ALU operation, this field will cause a conflict in detection of parallelism.
$\rightarrow$ Example 2-7:
Case 1: M1: $R 2+B \quad D, P 2 ;$ add $R 2$ and register $B$ to ; register $D$ in pulse P2

M2: $D$ R3, P3 ; copy register $D$ to R3 in ; pulse P3

Refer to Figure 2-2, the physical operational units used in M1 are the RD bus and the ALU. Based on example 2-6, the RD bus and BUS are used in M2. Because of the RD bus conflict, the potential concurrency cannot be permitted. Case 2: M3: R2 + B D, P2; add R2 and register $B$ to
; register $D$ in pulse $P 2$
M4: D R2, P3; copy register D into R2
; in pulse P3
For the same reason as in case 1 , the conflict of RD bus still exists between M3 and M4. But, the execution of M3 and M4 in one MI is permitted by the machine. This permission can be obtained by examining the field tuples. The field tuples used in each MOP are:

F1 and F3
F2
F4

| $f(1,1)=f(3,1)=2$ | $f(2,1)=3$ | $f(4,1)=2$ |
| :--- | :--- | :--- |
| $f(1,1)=f(3,2)=1$ | $f(2,2)=1$ | $f(4,2)=1$ |
| $f(1,5)=f(3,5)=0$ | $f(2,4)=2$ | $f(4,4)=2$ |
| $f(1,6)=f(3,6)=9$ | $f(2,11)=3$ | $f(4,11)=3$ |
| $f(1,19)=f(3,29)=1$ |  |  |

(The set of fields used in each MOP is defined from Appendix B.)

Further, field 1 and field 2 are classified as the elements in set $F_{A}$. As is seen in case 2 , $f(3,1)=f(4,1), f(3,2)=f(4,2)$; i.e., there is no logical operational unit conflict, so that concurrency is allowed even if the physical unit conflict exists. (The physical unit conflict on RD bus still gets the correct result which is from R2 ORed R2). An examination of case 1 shows that $\mathrm{f}(1,1)=2, \mathrm{f}(2,1)=3$, so this logical operational unit conflict does not permit the concurrency of M1 and M2. (The conflict on RD bus gives a wrong result which is from R2 ORed R3).
4) The logical operational unit supplies the binary microcode for each MOF so that the FDM tuple can be used in the real machine instead of the abstract machine.

From the above discussion, it is obvious that the logical operational unit of the FDM has much potential to detect the concurrency of MOPs. Based on the 5-tuple format, a code compaction algorithm which is developed in Chapter V can save up to $20 \%$ instruction count when it is applied to the real machine.

2-6 Conclusion
Refer to Figure 2-3, a simple illustration of the system, to show the use of the FDM. The FDM developed in this chapter provides the following facilities for this system:

1) In pass 1 (Chapter III), Tuple $O P$ supplies the basic host machine operations used to decode the statements in IESG of IML.
2) In pass 2 (Chapter IV), Tuple F provides the field value for each primitive operation and Tuple $P$ assigns the timing phase to this operation. The output is mapped to a set of MOPs in 5-tuple representation.
3) In pass 3 (Chapter $V$ ), the 5-tuple format provides a very efficient way to perform the optimization of MOPs.

## IESG (machine independent)



Figure 2-3. Use of the FDM

## CHAPTER III

## FASS 1

3-1 Introduction
The purpose of this chapter is to present a solution to the interface problems associated with the mapping of a machine independent intermediate language (IML) to a host machine dependent intermediate code (MDIL). The IML is directly compiled from a high level machine independent microprogramming language developed for the realization of some virtual machine. The host machine information is described in the Field Description Model (FDM) which was developed in the previous chapter.

A machine independent interface system is needed for portability, but, because of the architectural differences between the virtual machine and the host machine, such a portable interface system can hardly take advantage of the host machine to produce efficient object code. In order to squeeze both of these goals into the system, the problems arising from the mapping are solved by the system designer and the user.

Section 3-2 discusses problems arising from attempting to handle different host machines. Section 3-3 makes a suitable assignment of responsibility for solving these problems to the user and the designer. Section 3-4 then
shows how these problems are solved.

3-2 Problems Arising from the Differences Between Machines From a low level designer's viewpoint, all characteristics of the virtual machine are described in the IML. (The detail description of the IML is illustrated in Appendix A.) The information statement group, IISG, of IML describes the virtual machine hardware characteristics, The executable statement group, IESG, of IML, which is used to describe the virtual machine functional behavior, consists of a set of blocks. Each block is a single entrymultiple exit collection of host machine independent codes. Variables defined in each block are either global (universal to the whole emulator program) or local (available only within the current block).

Virtual machine and host machine differences stem from:

1) The word size and the memory size. These differences influence machine performance.
2) Arithmetic mode used The negative number representation and the subtraction operation may cause incompatibility between virtual machine and host machine.
3) Hardware configurations If some hardware unit exists in the target machine but not in host machine, an extra
mapping is needed.
$\rightarrow$ Example 3-1:
In the IML, if the statement 223,., S1, S2, S3,54
is given in the IISG, the tag indicates that a stack pointer exists in the target machine. The other information, S1, S2, S3, 54 indicates the push-pop sequence associated with the stack. If the host machine does not support a hardware stack, the code generation procedure must provide a software routine to implement an algorithm to simulate the stack operation.
4) Operation format

The host machine operations defined by the FDM are called the basic machine codes.

IML operations in IESG are divided into two kinds. The operations in one group are called the simple IML codes. The group of complex IML codes is the IML codes which cannot directly map into the basic machine codes.

- Example 3-2:
a) $\mathrm{ADD} * \mathrm{GPR} \quad \mathrm{B} \quad \mathrm{D}$

This is a basic machine code from the FDM which means to add GPR and register $B$ to $D$.
b) ADD SRC1 SRC2 Dest

This is a simple IML code which means to add SRC1 and SRC2 to Dest. There may be different ways to implement this in different host machines.
c) LOOP SRC1 SRC2 SRC3 ; loop for SRC1= RC 2 to
; SRC3 by 1.
Since most machines do not provide the corresponding primitive operation to decode the "LOOP" directly. This complex IML code needs additional modification described in subroutine EXPANS (section 3-4) before it can be mapped into a machine code. T

The translation system must:

1) handle the problem of word size differences and/or different arithmetic modes,
2) simulate the hardware units existing in the target machine but not in the host machine,
3) decode the complex IML code,
4) implement a mapping from the simple NiL code to basic machine code.

3-3 Information Supplied by the User
Before going into more detail, two objectives proposed in the previous chapter are to be traded-off here. One is to get an efficient object code. The other is to get a portable translation system. If all the tasks arising from the differences between machines are implemented by the translation system designer, the translation process can be made machine independent, but it can hardly take advantage of the host machine. The result may be production of inefficient microcode. On the contrary, if all these tasks are implemented in the host machine microcode by the user, we can easily take advantage of the machine to get efficient object code. But this is a tedious and error-prove implementation methodology rejected at the outset because portability is lost.

A Macro Expansion Table (MET) written in the basic host machine code is built by the user to simulate simple IML code. The target machine hardware units which do not exist in the host must be simulated, also. The remaining tasks, including the decode of the complex IML code and the simulation of problems from the word size and arithmetic mode differences, are done by the system designer in pass 1.

- Example 3-3:

个ADD SRC1 SRC2 Dest
This is a simple IVIL code to perform addition of SRC1 and

SRC2 to Dest and set the host machine flags, carry (C), overflow ( 0 ), negative ( $N$ ), and zero ( 2 ). The corresponding NET to do this IML code on a PDP11/40E is as follows:

MOVE1 SRC1 $B$; move SRC1 to register $B$
$A D D \quad \operatorname{SRC} 2 \quad B \quad D \quad ;$ add $\operatorname{SRC} 2$ and register $B$ to
; register D
MOVE 5 D Dest ; move register D to Dest
Flag ; set host flags C,O,N, and $Z$
where register $B$ and $D$ are the PDP $11 / 40 E$ units. All four codes and their corresponding format are defined in the FDN (see Appendix B). SRC1, SRC2, and Dest are still symbolic variables and are allocated into registers in Chapter IV. Another example is:

MÓVE .PS,0 varc
Where PS is a status register of the host machine which is used to display flags carry, overflow, negative and zero from the associated bits in PS. ".PS,O" means the bit 0 of register PS. This simple IML code moves the bit 0 in PS to varc. The corresponding MET is:
PUSH PS TOS

RSMK TOS 0, 15, O D


MOVE 5 D varc
Where " $0,15,0$ " is the constant to be shifted and/or masked. The content in the top of stack, TOS, is masked out the left fifteen bits (field LMLL=0, field RML=15) and shifted zero bit (field SC=0).

A complete example of MET of PDP11/40E is illustrated in Appendix $C$.

When the user decides which machine is to be the host machine to the system, the following tasks must be accomplished.

1) Build a FDM as described in Chapter II.
2) Build the MET for the corresponding simple IML code.
3) Simulate all hardware units which exist only in the target machine.

The remaining tasks will be done by the system in pass 1.

3-4 Fass 1
With the aid of user supplied host machine information, pass 1 maps the machine independent IML into a machine dependent intermediate language (MDIL). The functional flow chart and the general structure of this pass are shown in Figure 3-1 and Algorithm 3-1, respectively. Refer to Figure 3-1, the following paragraph is to illustrate the detail function of each subroutine.

## *** Subroutine IISG

This subroutine is used to collect the virtual machine hardware information, and assign a main memory location of the host machine to each variable declared as either global or local variables in IML. The virtual

a set of simple IML codes with virtual machine word size operands

Subroutine "WRDSIZE" is to simulate the word size difference problem
a set of simple IML codes with host machine word size operands


Subroutine "OPRATOR" links the simple INiL codes with the corresponding host machine codes
a set of host machine codes with partially symbolic variable operands

> Subroutines "CHANGE" and "SIGN". are to tag these symbolic variables to tell the difference from the operands with machine unit names

host machine dependent intermediate codes (VIDIL)

Figure 3-1. Functional Flow Chart of Pass 1

Algorithm 3-1. General Structure of Pass 1

Comment: Pass 1 maps the machine independent IWL code to the host machine dependent code (MDIL). The host machine information is included in the FDM. To each simple IML code there is a corresponding set of host machine codes in the Nacro Expansion Table (MET). Subroutines IISG, EXPANS, WRDSZE, OPERATOR, CHANGE, and SIGN are used.

BEGIN
CALL SUBROUTINE IISG TO DECODE THE IISG TO GET THE VIRTUAL MACHINE HARDWARE INFORMATION
read a statenent of Iesg and decide it
IF IT IS A COMPLEX IML CODE
THEN CALL SUBROUTINE EXPANS TO DECODE IT INTO A SET OF SIMPLE IML CODES
IF THERE IS A WORDSIZE DIFFERENCE BETWEEN VIRTUAL NACHINE AND THE HOST MACHINE

THEN CALL SUBROUTINE WRDSIZE TO RESOLVE THE DIFFERENCE IF THERE IS AN ARITHMETIC MODE DIFFERENCE

THEN MODIFY THE ASSOCIATED OPERATIONS
CALL SUBROUTINE OPRATOR TO LINK THE SIMPLE IML TO THE MET AND DECODE IT INTO A SET OF BASIC MACHINE CODES CALL SUBROUTINES CHANGE AND SIGN TO ADD THE SPECIAL SYMBOL TO THE VARIABLES WHICH ARE TO BE REGISTER ALLOCATED END.
machine information is collected in Table 3-1 and will be used later.

- Example 3-4:

Consider the following partial description of the PDP8 target machine in IISG:


Table 3-1. Virtual Machine Information from IISG

## Item <br> Usage

PROGNAM
WDSZE
ARTH MOD
MEMDIM
MEMSZE
SUNA
EXNA
FGNA, FGST
IDNA, IDADR

CHAR, BALUE

Block
Information

OTHERS
program name
word size
arithmetic mode
memory dimension $x$ memory size
subblock name
external block name
flat name and its flag setting
global and local variable name and their location in host memory
field variable name and its associated constant
block name, block index and the global variables in this block
stack information if it exists in the target.machine

In the partial PDP8 emulator above, the global variables are MEN and PC; the local variables are ADR and MART.

The following vector is mapped into main memory locations supplied by the user of the translation system:

Variable name
ACCM
PC
-
-

ADR
-
-
Flag name
LNK
-
-
-
Field variable
OPCODE
-
-
-

Host memory
location
2000
1000

2003

Corresponding flag

## carry

- 
- 

Value range
9.11.9

## Comment

PDP8 accumulator
PDP8 program counter

PDP8 effective address

## Comment

PDP8 carry register

Comment
PDP8 opcode field
*** Subroutine EXPANS

As was mentioned in the last section, most machines do not supply the corresponding machine primitive operations to decode the complex IML code directly. In order to reduce the burden from the user, an intermediate step is needed to do the transformation from the complex IML code into a set of simple IVIL codes. Then, the user
provides only the machine codes (MET) for the simple IMI code, not for this complex IML code. Refer to Figure 3-1, where subroutine EXPANS is used to expand the complex INL code into the simple IML codes.

- Example 3-5:

LOOP SRC1 SRC2 SRC 3 ; loop for SRC1=SRC2 to SRC3 - by 1

This complex IML code "LOOP" is decoded into the following set of simple IML codes:

MOVE SRC2 SRC1 ; copy (SRC2) to (SRC1)
L. 001 COMP SRC3 SRC1 ; compare (SRC3): (SRC1) and
; set host flags
CONDT N LL. 002 ; if true, skip to L. 002
INC SRC1 ; otherwise increment SRC1

; and jump back to L. 001
L. 002 (next IMIL code)

The user has only to provide the MET for the above simple IML codes instead of decoding the operation "LOOP."

Another example is the complex INI code "ADD" with flag carry setting:

ADD SRC1 SRC2 Dest flag C
which is used to perform addition and set virtual machine flag carry. This flag is declared as a variable name, varc, in the IVI emulator. In the host machine, the set of carry flag can be shown from the bit 0 of PS register.

The corresponding set of simple IWL codes is:
ADD SRC1 SRC2 Dest. ; the comment is described MOVE .PS,0 varc ; in example 3-3.

Subroutine WRDSZE ***

Refer to Figure 3-1, this subroutine is used to solve the problems of word size difference between virtual machine and the host machine. This assumes that host microprogrammable computers can provide the facility to set flags.

In case the word size of the host machine is greater than the word size of virtual machine, the host machine flag-setting facilities can be used to set virtual machine flags by left-justifying the host machine register, zero filling the remaining bits of each register.

- Example 3-6:

Suppose the target machine is the PDP8 (12 bits), and the host machine is the 16 -bit PDP11/40E. All variables declared in the INIL emulator for the PDP8 are to be loaded into the 12 most significant bits of each PDP11/40E register. This is done by modifying the appropriate IML codes. For example, the INI increment code,

INC SRC1 ; add one to SRC1
is expanded into,
$A D D$ SRC1 c16 SRC1 ; add constant 16 to SRC1 and ; put into SRC1
where the constant one has been shifted left four bits to get 16. This is then mapped into machine code, as further illustrated by the following examples:

DEC SRC1 ; subtract one from SRC1
is expanded by :
SUB SRC1 c16 SRC1 ; subtract 16 from SRC1
and,
NOT SRC1 Dest ; one's complement SRC1
is expanded by:
NOT SRC1 ; one's complement the top
AND Dest c65520 Dest ; and then fill-in the lower 4
In addition to arithmetic and logical modifications. the operands may need to be changed.

Before;
CONDT .PC.7 L.001 ; test bit 7 of the variable
PC and after;
CONDT .PC. 11 L .001 ; test bit $7+4=11$ of PC
i.e., the 7 th bit of $P C$ is left shifted to the 11 th bit in host machine. Constants are modified by $2^{* *}$ (word size difference).

Before;
MOVE $\mathrm{c} 8 \quad \mathrm{AB} \quad$; copy 8 into $A B$
and after;
MOVE cl28 $A B$; copy $2^{4 *}$ (8) into $A B$
The other IML codes that need to be modified when conforming
to larger host machine words are;
SHR, SHL, SLCT, and EXTR

If the host machine does not provide a facility to set flags, the problem of target-host mismatching must be solved by the user. Further, as a virtual machine program is loaded into the host main memory, each 12 -bit word must be shifted before loading it into the 16 -bit host machine memory

In case the virtual machine word size is an integer multiple, $n$, of the host machine size, before the IML variable can be mapped into either host memory or a host register, this variable has to be bound into $n$ segments. Each segment is the host machine word size. Then, n registers and $n$ memory locations for each variable are needed when the load/store operation is used between the host machine memory and GPR. When a statement in IMI is taking into account this kind of word size problem, we have to

1) decode the statement which includes each operand in the virtual machine word size into a set of IML statements which include each operand in the host machine word size.
2) modify the load/store operation so that one IML variable is associated with $n$ host registers and n host memory locations.

The following example will illustrate this point.

Assume the virtual machine wordsize is 32 bits and the host machine is the 16 bit PDP11/40E. Each variable declared in the IML emulator for the virtual machine is to be loaded into two host registers. This is done by the following steps.

For example the INL addition statement;
ADD SRC1 SRC2 Dest (stmt 1); add SRC1 and SRC2 to Dest, ; and each operand is in the ; virtual machine word size Step 1: Bind each variable into two segments. One is the higher 16 bits of variable, denoted by HBVAR, the other is the lower 16 bits of variable, denoted by LBVAR, i.e.,

$$
\text { variable in } 32 \text { bits }
$$

| higher 16 bits | lower 16 bits |
| :---: | :---: |
| HBVAR | LBVAR |

Step 2: Decode stmt 1 into another set of IML statements in which each operand is in the host machine word size. Stmt 1 is expanded by:

ADD LBSRC1 LBSRC2 LBDest ; add lower 16 bits of SRC1 ; and SRC2 to Dest, and set ; host machine flags

CONDF Carry L. 001 (stmt 2); if no carry, go to
; L. 001
IVC HBSRC1
; increment higher 16 bits
; of SRC1 by one
L. 001 ADD HBSRC1. HBSRC2 HBDest ; add higher 16 bits of ; SRC1 and SRC2 to Dest

The above codes are another set of IML statements, and each operand is in the host machine word size.

Step 3: The Macro Expansion Table is used to expand each statement into a set of machine code (Here, we skip the expansion of stmt 2).

MOVE1 LBSRC1 B (stmt 3) ; move LBSRC1 into register B

ADD LBSRC2 B D ; LBSRC $2+B \rightarrow D$ MOVE5 $D \quad$ LBDest ; move the result into

FLAG
CONDF carry L. 001 ; check carry flag
INC HBSRC1 (stmt 4) ; increment HBSRC1 by one
L. 001 MOVE1 HBSRC1 B

ADD HBSRC2 B D
MOVE5 D HBDest
The above codes are a set of machine codes and each operand is either a machine unit name (for example, register $B$ or $D$ ) or a symbolic variable in the host machine word size (for example, LBSRC1, LBDest, or $\operatorname{HBSRC} 2$ ).

Step 4: The load/store operation which is used to transfer the variable between host memory and GPR must have the following function:
"As the variable LBVAR is to be loaded into GPR, the load operation will load LBVAR into $R_{h}$ and HBVAR into $R_{h+1}$
together. Similarly, either $R_{h}$ or $R_{h+1}$ is to be deallocated. Both the contents of $R_{h}$ and $R_{h+1}$ will be stored in the memory." For example, in stmt 3 of step 3, as LBSRC1 is to be allocated into the GPR, we allocate LBSRC1 into $R_{0}$ and HBSRC1 into $R_{1}$. In stmt 4 , as the variable HBSRC1 is first read, we know it is in $R_{1}$ already. Later, if either $R_{0}$ or $R_{1}$ is to be deallocated, both the contents of $R_{0}$ and $R_{1}$ will be stored back in host machine memory. The other examples are illustrated in Appendix D.

## *** Subroutine OPRATOR

Refer to Figure 3-1, this subroutine is used to map the simple IML code to a set of basic host machine codes. To each simple IML code, there is a corresponding set of machine codes which are stored in MET as provided by the user. This subroutine provides a link to connect them.

## Example 3-8:

In the second case of example 3-5, a complex IML code is decoded into two simple IML codes. Then, as shown in example 3-3. each simple IML code as defined by its associated set of basic machine codes stored in MET, is mapped into the basic codes of the host machine by Macro Expansion Table. For example, an IML addition corresponds to seven basic machine codes. When the proper variable names are substituted into the codes, we get the following

MDIL code:
Before expansion we have;
ADD ACCM MDR ACCM $C$; IML addition and set virtual ; machine carry flag
which becomes after expansion:
MOVE1 ACCM B ; move from ACCM to host machine ; register $B$
$A D D \cdot M D R \quad B \quad$; add $M D R$ and register $B$ to ; register D

MOVE 5 D
$A C C M$; move from register $D$ to $A C C M$
FLAG ; set carry flag

PUSH3 PS
TOS: move register PS to the top ; of stack

RSMK TOS 0.15.0
MOVE 5 D
LNK ; move from register $D$ to LNK

In the above example, registers $B, P S, T O S$, and $D$
are the machine unit names. Symbols ACCM, LNK, and MDR are the variables declared in IMI which are to be allocated to the general purpose registers in pass 2.

## *** Subroutines CHANGE and SIGN

In order to tell the difference between variables declared in IML and host machine unit names, these two subroutines of Figure $3-1$ assign the symbol (*) (1 or 2 ) (+ or -) to the IML variables which need be register allocated. Each block which is defined in section 3-2.is used as the basic unit when the assignment is processed.

A detailed definition of this symbol is shown in Table 3-2.

Table 3-2. TAGs of the Variable

| (*)(n)(sign)(variable) | Explanation |
| :---: | :---: |
| * 1+variable | It is a global variable and will be used later in this block. |
| *1-variable | This global variable will not be used in the current block, but it may be used in the next blocks. |
| * 2+variable | It is a local variable and will be used later in this current block. |
| *2-variable | This local variable will not be used any more. |

.Code "*' means the variable is to be register allocated.
. Code ' $n$ ' is either 1 or 2 .
-Code 'sign' is either '+' or ' -'.
Code 'variable' is the variable name to be processed.

- Example 3-9:

Assuming that codes of example 3-8 consist of a single block. ACCM and LNK are global variables, and MDR is a local variable, then the final result of pass 1 yields:

| MOVE1 | * 1+ACCM | B | ; for comments |
| :---: | :---: | :---: | :---: |
| ADD | *2-MIDR B | D | ; example 3-8 |
| MOVE 5 | D | *1-ACCM | ; |
| FLAG |  |  |  |
| PUSH3 | PS | TOS | ; |
| RSMIK | Tos 0,15,0 | D | ; |
| MOVE 5 | D | * 1-LNK | ; |

Each statement described above is a host machine code defined directly from the FDin model. Operand tagged with symbol "*" is the symbolic variable which will be allocated into the general purpose registers in pass 2.4

With the aid of the Macro Expansion Table supplied by the user, pass 1 produces a set of host machine dependent intermediate codes (MDIL) consisted of a set of blocks that can be the input of pass 2.

## CHAPTER IV

## PASS 2

## 4-1 Introduction

Pass 2 accepts a set of single entry-multiple exit segments called control blocks which are directly from the output of pass 1. Each block is a collection of NDIL statements consisting of machine dependent, executable statements with partially symbolic operands. The purposes of pass 2 are to allocate the symbolic operand to one of the general purpose register. (GPRs) of the actual host machine and assign the corresponding host binary microcode to each statement of MDIL.

In general, the number of symbolic variable operands in a given program is greater than the number of registers in the host machine. Thus, the register must be shared by more than one symbolic operand. Register allocation/deallocation is a major factor in producing efficient code. "Active" operands are held in the registers and swapped to main memory when they become latent or "passive." As the number of swaps increases, the efficiency of the executable code decreases.

Within the block, more than one branch statement may jump to the same label statement. Thus, different symbolic variables may use the register at the same time
which in turn involves the control flow interface problem (see section 4-4). This interface problem can be made less burdensome by structuring the blocks of MDIL code. Each block is analyzed for its flow of control governed by two legal control structures--the branch statement and the label statement. These two statements divide the block into a set of straight line codes (SLC) which are sets of single entry-single exit statements.

We define the "state" of a SLC as the assignment of operands to GPRs for the given SLC. Upon entry to the SLC we must define an initial state $I S_{i}$ for $\mathrm{SLC}_{i}$, and we define the final state $\mathrm{FS}_{\mathrm{i}}$ as the state of $\mathrm{SLC}_{i}$ when register. allocation is completed.

When the RA/D scheme is applied, the SLC is used as the basic unit of program segment. At the end of each SLC, this scheme will continue with the next SLC after the initial state of the following SLC is determined. During the execution of the RA/D scheme on each statement, the host machine field values and their timing phase are assigned to each MOP.

The functional flow chart and the general structure of pass 2 are described in Figure 4-1 and Algorithm 4-1, respectively, which tell how each branch statement and label statement separate the block into SLC segments and lead to the associated tasks with each SLC.

The general terminology of pass 2 is described in


Figure 4-1. Simplified Flow Chart of Pass 2

Algorithm 4-1

Program: General Structure of Pass 2
Data: I is index of SLC. IS(I) is the initial state of $\operatorname{SLC}(I)$. FS(I) is the final state of SLC(I).

Pseudo code:
BEGIN
(START) FETCH NEXT STVIT
IF THE CURRENT STMT IS A LABEL STMT (the beginning of SLC(I)
THEN BEGIN
FILL THE LABEL TABLE (see Algorithm 4-3) if the previous stivt is not a branch stivt THEN DETERMINE FS(I-1) (see Algorithm $4-5,4-7,4-8$ )
DETERMINE IS(I) (see Algorithm 4-4)
GO TO AA
END
ELSE BEGIN
IF THE PREVIOUS STMT IS A BRANCH SIMT (the end of $\operatorname{SLC}(I-1)$
THEN DETERMINE IS(I)
(AA) IF THE CURRENT STMT IS A BRANGH STWT (the end of SLC(I))
THEN BEGIN
FILL THE LABEL TABLE BASED ON THE POINTER TO DETERMINE FS(I) (see Algorithm 4-3) END

ELSE BEGIN
PERFORNI RA/D SCHENE ON THE STMT (see Algorithm 4-2)
ASSIGN FIELD AND PHASE TUPLES TO THE STVIT END
GO TO START END
END.
section 4-2. The details of the register allocation scheme and field value computation are given in section 4-3. The control flow interface problem is discussed in section $4-4$. The initial state and the final state of a SLC are described in section $4-5$ and section $4-6$, respectively.

4-2 Definitions and Terminology
Some general components of pass 2 are introduced first, and other special terms are explained in more detail when they are used in later sections.

1) $O P N D=\{O P N D 1 ;$ OPND2 $\}$ is a set of operands, where OPND1 is a set of machine unit names, and OPND2 is a set of symbolic variables to be register allocated.
2) $G P R=\{R(1), R(2) \ldots R(N R)\}$ is a set of host machine general purpose registers used to hold the operand values during execution of the statement. $R(J)$ is defined as $j$ th register in the set of GPRs, where $1 \leqslant J \leqslant N R$.
3) VML is a set of variable memory locations which are in the host machine main memory and are used to hold the variable values when deallocated from the general purpose registers.
4) A program consists of a set $B K=B K_{1}, B K_{1} \ldots$ $\mathrm{BK}_{\mathrm{BNK}}$ of blocks. Each block starts with a special code $B K S$, and is a single entry-multiple
exit collection of straight line codes.
5) A straight line code, SLC, is a single entrysingle exit set of statements. There is an index I to each SLC, denoted by SLC(I), which orders the SLC in the program. SLC(I) and SLC $(K)$ are said to be in sequential order. IヶK, we say SLC(I) precedes SLC(K).
6) Each statement of a SLC segment is given as: $\mathrm{LB}(\mathrm{I}), \operatorname{OP}(\mathrm{I}), \operatorname{ODA}(\mathrm{I}, 1), \operatorname{ODA}(\mathrm{I}, 2), \operatorname{ODA}(\mathrm{I}, 3)$ where $I$ is the index of the statements in the program, and $L B(I)$ is the label of the statement. $O P(I)$ is the MOP name which can be found from Field Description Model.
$O D A(I, 1)$ and $O D A(I, 2)$ are the elements of set OPND and are used as the source inputs of OP*I).
$O P A(I, 3)$ is from set $O P N D$ and used as the output destination of $O P(I)$.

Symbolic variables can be used as operands of SLC statements.
7) The label statement is defined if $L B(I)$ is not. empty, The branch statement is defined if $O P(I)$ is a branch operation and ODA(I,1) is a label name. Branches are either forward or backward branches depending on the direction of the branch.
8) The state of register $\operatorname{GPR}(J)$ during the execution
of $\operatorname{SLC}(I)$ is denoted by:
$S R(I, J)=S A(J), S T(J), T Y(J), \operatorname{PT}(J)$
$R(J)$ is the jth register in the GPR.
$S A(J)$ is the variable name currently held in $R(J)$.
$S T(J)$ is the status of the variable in $R(J)$.
$T Y(J)$ is the type of this variable.
$\mathrm{PT}(J)$ is the position of the variable in the statement.
The detailed description is shown in Table 4-1. The states of GPR in SLC(I), denoted by $S(I)$, are a set of states of $R(J)$, where $J=1$ to $N R$, and are represented by:

$$
S(I)=\sum_{J=1}^{N R} S R(I, J)
$$

9) The operation which is used to load and store variables between main memory and the central processor exists both in the original INL and pass 2 level, but they are processed in different ways.
a) In the IML level, operation RMOVE and WiNOVE are used for reading and writing into the variable memory of the virtual machine (VM). The format is:

RMOVE SRC1 SRC2 Dest ; Dest $\leftarrow M e m(S R C 2)$
VMOVE SRC1 SRC2 Dest ; Mem(SRC2) $\leftarrow$ Dest
SRC2 is the address value of the memory, and Mem. (SRC2) is the content of this

Table 4-1. Components of $\operatorname{SR}(I, J)$

## Action

## Status ST(J)

Active
Passive
Position PT(J)

Source

Dest
This variable is used as source in the statement.

This variable is used as destination in the statement.

| Type TY(J) |  |
| :---: | :---: |
| 1 | This global variable will be used later in this current block. |
| 3 | This global variable will not be used in the current block. |
| 2 | This local variable will be used later in this current block. |
| none | This local variable will not be used in the current block. |
| Reference | SLC (I-1) and SL(I) are in sequential order, if SLC(I-1) has an unconditional branch then the final state of SLC(I-1) cannot be used by SLC(I), but can be considered as a reference state. In this case, such variables are assigned to type reference which means the register does not really contain the variable. |

address.
In pass 2 , the variable memory of virtual machine is mapped into the host main memory and the operations RMOVE and WMOVE are decoded into a set of basic machine codes. The following example will illustrate how the RINOVE and WMOVE are implemented by the set of PDP11/40E microcodes.

- Example 4-1:

RNOVE Mem PC IR ; IR世Mem(PC)
This means the memory content of PC is read into a register $I R$ (instruction register). The corresponding DIL codes are:


This means the address of $P C$ is moved to the bus address register ( $B A$ ), and then the memory content of this address is moved to the register which holds the IR. In the statement MOVE8, the first operand is the address value of the variable instead of its content.

Similarly, an example of a WVOVE operation: WMOVE Nem MAR -T. 001 ; Mem(NARe-T. 001 The corresponding DIL codes are: MOVE2 * $1+$ MAR BA ; copy the address of MOVE9 *2-T. $001 \mathrm{D} \quad \begin{array}{r}\text {; copy the value of } \\ \\ \\ ;(-T .001) \text { to register }\end{array}$ ; D, set DATO, and then ; turn off processor clock NOOP
; no operation
This means the address of MAR is moved to BA. Then the content of -T. 001 is moved to register $D$, and the machine stores the content of $D$ into the address which is in BA.
b) In the register allocation/deallocation scheme (the level of pass 2), MEMREAD and MENWRITE statements are used to communicate between a GPR and the main memory of the host machine. In the most general case, the host machine cannot implement these statements in one machine cycle. However, the execution procedure is different in various machines. The general format of the MEMREAD statement used in this chapter is:

MEMREAD variable register ; register $\leftarrow$ ; Mem(variable)

This means the content of the variable is loaded into the register. The variable is declared in the IML level and is assigned a host memory address. This statement is decoded into the PDP11/40E microcodes:

MOVE11 variable BA ; copy the address
; of "variable" to
BA register, set
DATI, then turn
; off processor
; clock.
MOVE4 unibus register
; copy the value of "variable" to ; "register"

It is useful to compare the difference between the operation RMOVE and the statement MEMREAD as given above. One is from the IMI level; the other is from the pass 2 level. The first operand of statement MOVE8 is stored in the register, but, in statement NOVE11, it is displayed by an emit value.

In the example 4-1, NEMREAD statement cannot be used when the address value of $P C$ is loaded into the register. The statement:

MENREAD PC register ; register \& NEm(PC) means to load the contents of $P C$ into a register. This feature should be carefully
considered in the scheme and field value computation. The general format of the MEMWRITE statement is:
$\begin{aligned} & \text { MEVWRITE register variable } \text {; Mem(re- } \\ & \text {; gister) } \\ & \text {; variable }\end{aligned}$
and the corresponding PDP11/40E microcodes are:

MOVE12 variable BA ; copy the address ; of "variable" to ; register $B A$

MOVE9 register D ; copy the value of ; "register" to ; register D, set ; DATO, and then ; turn off processor ; clock

NOOP ; no operation
For the same reason, the reader may compare the difference between WMOVE in IML and MENWRITE in the pass 2 level.

4-3 Register Allocation/Deallocation Scheme
The input to pass 2 from pass 1 of the translation system is a set of machine dependent, executable statements. in which some operands still reference symbolic variables. Before the binary microcode can be completely assigned to any one statement, the symbolic variable operands must be allocated to the general purpose registers of the actual host machine. In general, the number of GPRs in the host machine is less than the number of variables in the program.

That means the se variables cannot stay in the GFR forever, and some variables must be stored in the host machine memory and loaded into the $G P R$ when they are recalled. There need to be some extra NEMREAD or NEMNRTTE statements to move operands between the GFR and host machine memory. These "extra" memory references influence the efficiency of object code.

The general idea of the $R A / D$ scheme is to keep the variables in the corresponding registers as long as possible until no available register is free for the next new variable. When the set of general purpose registers is full of variables, the register deallocation process is used to free a register for the new variable. A decision must then be made as to which old variable in the registers should be replaced first so that the number of VIEVREAD or VEWNRITE statements is kept as small as possible. The efficiency of the RA/D scheme is highly dependent on the priority assignment of variables.

4-3-1 Replacement Priority Assignment
The replacement priority is determined by the status and type of each variable. When an "active" status variable is to be deallocated, a MEMWRITE statement is needed to store this variable in the host machine memory. However, an extra NENWRITE statement is not necessary for a "passive" status variable. Combinations of status and
type, and the replacement priority of variables are described in Table 4-2.

There is one kind of variable which cannot be deallocated, regardless of the priority of the variable. The register which holds the first operand of a statement cannot be deallocated until the second operand of this statement is register allocated. The following example will illustrate this idea:

- Example 4-2:

This statement

$$
A D D \quad * 2-A B \quad * 1+B C \quad * 1+B C \quad ; \quad A B+B C \rightarrow B C
$$

is to be register allocated. In the worst case, assume that after R 1 is allocated to variable AB , all registers are full, and R1 containing the variable $A B$ has the highest priority to be deallocated. If R1 is not protected, the output will be:

| MEMREAD | AB | R1 |  | R1 - Mem ( $A B$ ) |
| :---: | :---: | :---: | :---: | :---: |
| MEVIREAD | BC | R1 | ; | R1ヶWem( $\mathrm{BC}^{\text {c }}$ |
| ADD | R1 |  |  | $\mathrm{R} 1+\mathrm{R} 1 \sim \mathrm{R} 1$ |

In the third statement both the first and second R1 hold the value of variable $B C$ and this gives an incorrect result. Thus, it is necessary to protect the register which holds the first operand of one statement from deallocation. This restriction can be dismissed after the second operand of this statement is register allocated.

Table 4-2. Replacement Priority Assignment

| *priority | type | status | action |
| :---: | :---: | :---: | :---: |
| 1 | none | passive | Local variable with passive status will not be used in the rest of the current block. |
| 2 | ref | do not care | This variable does not actually exist in the register. |
| 3 | none | active | Same as (1) but with active status. |
| 4 | 3 | passive | Global variable with passive status will not be used in the rest of the current block, but may be used in the next blocks. |
| 5 | 3 | active | Same as (4) but with active status. |
| 6 | 2 | passive | Local variable with passive status will be used in the rest of the current block. |
| 7 | 1 | passive | Global variable with passive status will be used in the rest of the current block. |
| 8 | 2 | active | Same as (6) but with active status. |
| 9 | 1 | active | Same as (7) but with active status. |

*The smaller value in this column has the higher priority to be deallocated.

This limitation will be good for any machine as long as the number of GARs is greater than one. 4

Refer to Algorithm 4-1, the RA/D scheme is divided into the following Algorithms.

## 4-3-2 RA/D Algorithm

The whole process which is described in Algorithm $4-2$ can be described by the variation of the state of GPR when the operand is register allocating. Each SLC is treated independently of other SLCs when the RA/D scheme is applied. Within the SLC, the scheme is performed operand by operand; then, statement by statement.

4-3-3 Tuple 5 Scheme
When the FDN is given by a user, the microinstruclion format is divided into separate fields, and the value of the field which is assigned to each MOP is classified in two ways. One is by the numerical value which has already been defined. The other is by the alphabetical value which will be determined in this section.

Now, we use the FDM of PDP11/40E (Appendix B) and some examples to illustrate the function of Tuple 5. The set of undetermined field values in FDM are described in Table 4-3.

## Algorithm 4-2

Program RA/D Scheme
Data: ODA $(M, K)$ is the $k$ th operand of stmt $M$ in $\operatorname{SLC}(I)$ and is decoded by:

SY(1) is the first character of the operand.
SY(2) is the second character of the operand.
SY(3) is the third character of the operand.
SY(4) are the remaining characters of the operand.
$R(J)$ is the $j$ th register in $G P R, 1 \leq J \leq N R$.
$S A(J)$ is the variable name held by $R(J)$
$S T(J)$ is the status of $S A(J)$.
$T Y(J)$ is the type of $S A(J)$.
(The detail definition and function of these program parameters are described in section 4-2.)

Pseudo code:
BEGIN
(FETCH) FETCH NEXT OPERAND, ODA (VI,K)
IF ODA (M,K) IS A MACHINE UNIT NAME
THEN GO TO FETCH
ELSE BEGIN (This symbolic operand is to be allocated to GPR)
CALI ALGORITHM 4-6 TO DETERMINE NS IF ODA ( $\mathbb{M}, \mathrm{K}$ ) IS IN THE GPR ALREADY, SAY $R(J)$

THEN BEGIN (Determine the state variable $S A(J), S T(J)$, TY(J))
SA(J) IS NOT CHANGED
CALL SUBROUTINE TYPE TO DETERMINE TY(J) IF $K=3$ (This operand is destination)

THEN $\operatorname{ST}(J)=A C T I V E$
ELSE ST(J) IS NOT CHANGED
END
ELSE BEGIN (This operand is not in the set of GPR)
IF THERE IS A FREE REGISTER, $R(J)$, IN GPR
(FREE) THEN BEGIN
IF $\mathrm{K}=3$ (This operand is destination)
THEN BEGIN

$$
\operatorname{SA}(J)=O D A(N i, K)
$$

$S T(J)=A C T I V E$
CALL SUBROUTINE TYPE TO SOLVE TY(J) END

CALL SUBROUTINE TYPE TO SOLVE TY(J) END
END
ELSE BEGIN (There is no free register in GPR) FROM TABLE 4-2, DEALLOCATE THE HIGHEST PRIORITY VARIABLE IN GPR, SAY R(J) IF $\operatorname{ST}(\mathrm{J})=\mathrm{ACTIVE}$

THEN "MEMWRITE R(J) SA(J)
IF $\operatorname{ST}(\mathrm{J})=A C T I V E$
THEN "NEVWRITE R(J) SA(J)*
(store the content of $R(J)$ into memory)
GO TO FREE
END
END
END
END.

Subroutine TYPE

BEGIN
SEPARATE ODA(NI,K) INTO SY(1), SY(2), AND SY(4)
$\operatorname{IF} \operatorname{SY}(3)="+"$ (ODA (M,K) will be used later in the block)
THEN TY $(J)=S Y(2)$
ELSE BEGIN (ODA(Mi,K) will not be used any more)
IF $\operatorname{SY}(2)=" 2 "(O D A(N, K)$ is a local variable)
THEN TY(J)=NONE
ELSE TY(J) $=$ " $3 "$
END
END.

Table 4.3. Undetermined Field of PDP11/40 FDM

Case Format in the FDM/Field value determination
1 OP SRC1(GPR) SRC2 Dest(*GPR)
Field(1)=function (the register used in the operand ${ }^{\text {GGPR }}$ )

2 OP *emit Dest
Field(18) =function (the constant used in *emit)
3 or OP $\underset{B}{\text { SRC1 }} \underset{\text { TOS,CT }}{\$ C T}{ }_{D}^{\text {Dest }}$
Field(15), Field(16), or Field(17) is a function of CT.

40 OP SRC1 $\$ \mathrm{FFF}, \mathrm{LL}, \mathrm{CT}$ Dest Field(15), Field(16), and Field(17) are a function of FF , LL, and CT.

5 OP variable Dest Field (18) =function (address value of the variable)
6. Field(13) =function (next MOP address)

- Example 4-2:

In case 3 of Table $4-3$, one NOP in FDM is:
OP:RivASK
Input: TOS \$CT
which means to mask out the right (16-CT) bits of TOS.
Now, in pass 2, the following MOP is to be field
value assigned:
RNASK TOS 5 B
$C T=5$, field $16=C T-1=4$.

- Example 4-3:

In case 4 of Table $4-3$, the format of wOF RSNK in
FDM is:
OP: RSNIK
$I: T O S \quad \$ F F, T L, C T$
field $15=\mathrm{LL}-\mathrm{CT}$
field 16=15-FF+CT
field $17=C T$
which means to right shift TOS CT bits, and then mask.
In pass 2, the following MOP is to be field value assigned:

RSMK TOS PGEADR D
Where PGEADR is a variable name which is associated with a bits range to be shifted or masked, the bits range associated with this variable is $0,6,0$. Comparing PGEADR in pass 2 with $\mathrm{FF}, \mathrm{LL}, \mathrm{CT}$ in the format of the FDM, we have
$F F=0, I L=6$, and $C T=0$. The following field values are assigned to this MOP:
field 15=6, field 16=25, field 17-0.
Example 4-4:
In case 5 of Table $4-3$, the field value of the following Mop is to be assigned:

MOVE 10 PC D
and the address value of PC is allocated to a fixed value 'in ViL, say, $P C=1000$, then field $18=1000$. A 4.4 Problems Arising from the Control Flow Interface Before describing the RA/D scheme entering the next SLC or the next block, the interface problems are first considered.

1) The interface problems within the block Figure $4-2$ illustrates two typical examples. One is the forward branch case. The other is the backward branch case.
a) The forward branch case: The final states (FS) of $\operatorname{SLC}\left(I_{k}\right), \operatorname{SLC}\left(I_{m}\right)$, and $\operatorname{SLC}\left(I_{n}\right)$ have been determined already and will influence the initial state (IS) of SLC(I). Which state of GFR can be used as the IS of this SLC?
b) The backward branch case:

The IS of $\operatorname{SLC}\left(I_{p}\right)$ has been determined already.


Figure 4-2. Forward Branch and Backward Branch

The FS of the $\operatorname{SLC}\left(I_{q}\right)$ is to be determined and depends on the $\operatorname{IS}\left(I_{p}\right)$. This backward branch region may be executed many times. How do we get the efficient interface to determine this FS?
2) Interface problems between blocks Each block has a single entry point which is the first statement of the block and a set of its own local variables. When the interface occurs a problem arises in addition to the problems mentioned in condition (1). This is insuring that the local variables in FS of one block must not be used as the IS of the other block.
From the above analysis, it is evident that the interface problems can be solved by correctly finding the initial state and the final state of a SLC.

In order to find the initial state, the label statement has to record all SLCs which support the forward branch to this label. To find the final state, the direction of the branch statement has to be determined. There is a label table, described in Table 4-4, which is set up by the label statement and the branch statement in Algorithm 4-3, and used to record all information associated with each label. Based on this label table, the initial state and the final state of SLC are determined in the

Table 4-4. Label Table

## Functions

$\left.\begin{array}{ll}\text { Label } \\ \text { vector } \\ \text { LBL }\end{array} \quad \begin{array}{l}\text { This is a label name vector which is } \\ \text { used to record all labels according } \\ \text { to the sequence in which the label } \\ \text { appears in the whole program. LBL(I) } \\ \text { is a label name with index I in the }\end{array}\right\}$

## Algorithm 4-3.

Program: Label Table Determination
Data: $\mathrm{LBL}(J)$ is the label name.
$\operatorname{SB}(J)$ is the forward branch $(f, b)$ counter of LBL $(J)$. $B S(J, I)$ records all f.b. SLCs to $\operatorname{LBL}(J)$.
BWL (J) is the backward branch (b.b) counter of LBL $(J)$. $B W L B(J, I)$ records all b.b. SLCs to LBL(J).
$B I(J)$ tells if LBL(J) is a block name or not.
SQ(J) tells the direction of the branch.
$\operatorname{SLCD}(J)$ is the index of a SLC which contains LBL $(J)$.
(The details are described in Table 4-4.)
Pseudo code:
BEGIN
IF THE LABEL NAME IS FRON THE LABEL STMT
THEN BEGIN
IF THIS LABEL IS IN THE LABEL TABLE
THEN GO TO ASSIGN
ELSE BEGIN
STORE THIS LABEL IN LBL(M)
IF LBL(M) IS A BLOCK NAME
THEN BI $(\mathbb{N})=B L O C K$ INDEX
ELSE BI $(M)=0$
$S B\left(\mathbb{V}_{i}\right)=0$ (set f.b. counter)
(ASSIGN)
$S Q(M)=1$ (label name appears in the label position)
$B W L(M)=0$ (set b.b. counter)
$\operatorname{SLCD}(M)=C U R R E N T$ SLC INDEX
END
ELSE BEGIN (it is from the branch stmt)
IF THIS LABEL IS IN THE LABEL TABLE THEN GO TO TEST
ELSE BEGIN.
STORE THIS LABEL IN LBL (J)
$\operatorname{SET} \operatorname{SQ}(J)=0, \operatorname{SB}(J)=0$
IF LBL(J) IS A BLOCK NAivE
THEN BI $(J)=$ BLOCK INDEX $\operatorname{ELSE} B I(J)=0$
(TEST) IF $S Q(J)=0$ (it is a forward branch) THEN BEGIN
$\operatorname{SB}(J)+1$ (INC the f.b. counter) $\operatorname{BS}(J, S B(J))=C U R R E N T$ SLC INDEX END

ELSE BEGIN
$\operatorname{BWL}(J)=\operatorname{BWL}(J)+1$ (INC the b.b. counter) BWLB $(J, B W L(J))+C U R R E N T$ SLC INDEX END
SET POINTED TO TELL THE BRANCH STATUS (ref. to Algorithm 4-1, this pointer is used to determine FS) END
next sections.

4-5 Initial State of SLC
The initial state of SLC(I), denoted by IS(I), is defined as the state of GFR immediately before entering this SLC(I). The IS of a SLC is actually determined from the FS of other SLCs, and used as the basis to perform the register allocation/deallocation scheme on the current SLC. To get a reliable IS is extremely important for pass 2. Based on the above discussion, the $I S(I)$ can be determined as follows:

From the label table, vector $S B(l a b e l)$ tells the number of forward branches to this SLC(I), and the matrix
 supply the forward branch to this SLC. Now, with the assumption that:

$$
\mathrm{SB}(1 \mathrm{abel}=\mathrm{n} \text {, }
$$

and the indexes in $B S$ are $I_{1}, I_{2} \ldots I_{n}$. Case 1 if $n=0$ which means no forward branch to this SLC or $\operatorname{SLC}(I)$ is not a label SLC then IS(I) $=\mathrm{FS}(\mathrm{I}-1)$. Case 2:if $n \neq 0$, and SLC(I-1) is not an unconditional branch SLC then IS(I) can be expressed by $\operatorname{IS}(I)=f_{1}\left(F S\left(I_{1}\right)\right.$ $\left.\ldots \ldots F\left(I_{n}\right), \operatorname{FS}(I-1)\right)$. if SLC(I-1) is an unconditional branch SLC, then $\operatorname{IS}(I)=f_{2}\left(\operatorname{FS}\left(I_{1}\right) \ldots \operatorname{FS}\left(I_{n}\right)\right)$.

To simplify the description, we have
$\operatorname{IS}(I)=f\left(F S\left(I_{i}\right) \ldots F S\left(I_{m}\right)\right)$
Where the number of $m$ is $n$ or $n+1$.
Each FS or IS is a state of GPR. The further analysis follows:

$$
\begin{aligned}
& \operatorname{IS}(I)=\underbrace{N R}_{J=} \operatorname{ISR}(I, J) \\
& \operatorname{FS}(K) \stackrel{N}{N} \quad \operatorname{FSR}(K, J)
\end{aligned}
$$

Where $\operatorname{FSR}(K, J)$ is the state of the $j$ th register in the FS of SLC(K) and can be expressed by :

$$
\operatorname{FSR}(K, J)=\{\operatorname{FSA}(K, J), \operatorname{FST}(K, J), \operatorname{FrY}(K, J)\}
$$

FSA(K,J) is a variable name which is in the register $J$ of the FS of SLC(K). FST(K,J) is the status of the variable FSA(K,J). $\operatorname{FTY}(K, J)$ is the type of the variable $\operatorname{FSA}(K, J)$. Similarly, we have

$$
\operatorname{ISR}(I, J)=\{\operatorname{ISA}(I, J), \operatorname{IST}(I, J), \operatorname{ITY}(I, J)\}
$$

and the same explanation for each component of $\operatorname{ISR}(I, J)$.

Now, equation (1) is abbreviated as:

$$
\begin{aligned}
& \operatorname{IS}(I)=f\left(\sum_{k=1}^{m} \operatorname{FS}\left(I_{k}\right)\right) \\
& \operatorname{ISR}(I, J)=f_{j}\left(\sum_{k=1}^{m} \operatorname{FSR}\left(I_{k}, J\right)\right)
\end{aligned}
$$

The IS(I) of register $J$ is determined by all the FSs of register J. The problem in finding the IS(I) is to solve the function $f_{j}$. Algorithm $4-4$ is used to solve function $f_{j}$.

4-6 Final State of SLC
Refer to Figure 4-3 and 4-4. The branch statement which is the last statement of a SLC will bring a state to the sink SLC and leave a state to the next SLC. These two states may not be the same. The FS problem is actually to find these two states at the end of the current SLC. Some terminology will be used in this section.

1) The state immediately before the branch occurs in $\operatorname{SLC}(I)$ is denoted by CS(I).
2) After the branch statement, the state which will be brought to the sink SLC is called branch final state and denoted by FS(I). The state which will enter the next SLC is called the sequential final state and denoted by $S(I)$.
3) Forward branch SLC is defined as a SLC in which the last statement of the SLC is a forward branch statement.
4) Backward branch SLC is defined as a SLC in which the last statement of the SLC is a backward branch statement.

The final state of a SLC may be from either the forward branch SLC or the backward branch SLC. They are determined as follows:

Algorithm $4-4$

Program: Initial State of SLC(I)
Data: 1) There are $m$ SLCs with indexes $I_{k}, k=1$ to $m$, forward branch to SLC(I). ISA(I, J), IST(I,J), $\operatorname{ITY}(I, J), \operatorname{FSA}\left(I_{k}, J\right), \operatorname{FST}\left(I_{k}, J\right)$, and $\operatorname{FTY}(I, J)$ are defined in section $4-5$.
2) A null state of register means no variable is assigned to this register and all information of this register is marked out.
3) Type means the complement of the type of the variable. If this variable is global variable, then type $1=$ type 3 , and Eype $3=$ type $\frac{3 \text {. If }}{}$
this variable is a local variable, then type 2 type none, and type none = type none, and the type reference does not have the complement operation.
4) Operator is defined as:

$$
\begin{aligned}
{\underset{\sim}{A}}= & \text { passive, if all } A_{i} ' s \text { are passive } \\
& \text { active, if one of } A_{i} \text { is active. }
\end{aligned}
$$

5) Vector $\operatorname{VAR}(\mathrm{L})$, where $\mathrm{L}=1$ to VA , is defined in. each block. 'VAR(L) to SLC(I)' means the vector stores all the variables which will not use any more from the $\operatorname{SLC}(\mathrm{I})$ to the end of the block.

Pseudo code:
BEGIN
IF ALL FSA $\left(I_{k}, J\right), 1 * k=m$, ARE EQUAL (All variables in $R(J)$ from the different SLCs, $I_{1}, I_{2}, \ldots$ and $I_{m}$, are the same) THEN BEGIN
$\operatorname{ISA}(I, J)=$ FSA $\left(I_{k}, J\right)$ (Determine the variable in $R(J)$ of IS(I))
$\operatorname{IST}(I, J)=\pi_{k}^{\prime} \operatorname{FSI}\left(I_{k}, J\right)$ (Determine the status of this variable)

THEN $\operatorname{ITY}(I, J)=F \operatorname{FTY}\left(I_{k}, J T\right.$
$\operatorname{ELSE} \operatorname{ITY}(I, J)=\operatorname{FTY}\left(I_{k}, J\right)$
END

ELSE BEGIN (One of the variables in $R(J)$ from SLCs, $I_{1} \ldots$ $I_{m}$ is different from others)
ISR (I, J) IS SET TO BE A NULL STATE
FOR ALL $k, 1 \leqslant k \leqslant m$
IF $\operatorname{FST}\left(I_{k}, J\right)=A C T I V E$
THEN "NENWRITE R(J) FSA $\left(I_{k}, J\right) "$ IS INSERTED A'S THE END OF $\operatorname{SLC}\left(I_{k}\right)$

## END

IF SLC(I) IS THE FIRST SLC OF A BLOCK (Local variables of the previous block are not available here)

THEN BEGIN
IF $\operatorname{ITY}(I, J)=T Y P E$ NONE (Reset the $R(J)$ holding the local variable)
THEN ISR (I,J) IS SET TO BE A NULL STATE ELSE BEGIN

IF ISA(I,J) WILL BE USED IN THIS BLOCK THEN $\operatorname{ITY}(I, J)=$ TYPE 1
EivD
END
END.


1. Each circle means a statement.
2. SLC(I) is a forward branch SLC.
3. $\operatorname{SLC}(K)$ is a sink SLC to $\operatorname{SLC}(I)$.
4. $\operatorname{CS}(I), F S(I)$, and $S(I)$ are defined in section 4-6.

Figure 4-3. Final State of Forward Branch SLC


1. Each circle means a statement.
2. SLC(I) is a backward branch SLC.
3. $\operatorname{SLC}(K)$ is a sink SLC to SLC(I).
4. $\operatorname{CS}(I), F S(I)$, and $S(I)$ are defined in section 4-6.

Figure 4-4. Final States of Backward Branch SLC

4-6-1 Final State of the Forward Branch SLC
The method used to determine the FS of the forward branch SLC (Figure 4-3) does not depend on the sink and can come directly from the current SLC. Algorithm 4-5 is used to describe the determination of this FS.

4-6-2 Next Initial State of Sink SLC
When a SLC(I) backwards branches to a SLC(K) (Figure 4-4), the state immediately before the branch statement must be the same as the initial state of the sink SLC, and the state just after the branch statement will go to the $\operatorname{SLC}(I=1)$.

The first problem to be determined is what initial state of $\operatorname{SLC}(K)$ will be used as a reference state by CS(I). From the last section, IS(K) is the state right before entering the $\operatorname{SLC}(K)$, but it does not involve any RA/D action about the SLC(K). The next initial state of SLC(K), denoted by $N S(K)$, is introduced here.

When the $R(J)$ is first allocated in the whole process of the RA/D scheme performed on $\operatorname{SLC}(K)$, the operand assigned to $R(J)$ and its associated information is denoted by $\operatorname{NSR}(K, J)$ and expressed by:

$$
\operatorname{NSR}(K, J)=\operatorname{NSA}(K, J), \operatorname{NST}(K, J), \operatorname{NTY}(K, J), \operatorname{NPT}(K, J)
$$

and $\mathrm{NS}(\mathrm{K})$ is defined as the set of $\operatorname{NSR}(\mathrm{K}, \mathrm{J}), \mathrm{J}=1$ to NR and expressed by $\operatorname{NS}(K)=\sum_{J=1}^{N R} N \operatorname{SR}(K, J)$. (For details see item 8 in section 4-2).

## Algorithm $4-5$

Program: FS of a Forward Branch SLC
Data: (Refer to Figure $4-3$ and section 4-6)

1) I is the index of SLC(I).
2) $J$ is the index of GPR, $1 \leq J \leq N R$.
3) $F S(I), C S(I)$, and $S(I)$ are the states associated with SLC(I). (see section 4-6)
4) "a null state" is defined in Algorithm 4-4.
5) $\operatorname{FSR}(I, J), \operatorname{CSR}(I, J), \operatorname{SR}(I, J)$ are defined in section 4-2 and section 4-5.

Pseudo code:
BEGIN
IF THE SLC FORWARD BRANCHES TO THE SAME BLOCK
(Determining the branch final state)
THEN $F S(I)=C S(I) \quad$ (FS is the same as the state before the branch statement)
ELSE BEGIN (branches to other block)
FOR ALL J, $1 \leqslant J \leqslant N R$
$\operatorname{IF} \operatorname{CTY}(I, J)=T Y P E 1$ or TYPE 3
THEN BEGIN
$\operatorname{FSA}(I, J)=\operatorname{CSA}(I, J)$
$\operatorname{FST}(I, J)=\operatorname{CST}(I, J)$
$\operatorname{FTY}(I, J)=T Y P E \quad 3$
END
ELSE $\operatorname{FSR}(I, J)$ IS SET TO BE A NULL STATE (Local variable only good within the current block.
END
IF THE NEXT SLC IS IN THE SANE BLOCK (Determine the sequential final state)
THEN BEGIN
FOR ALL $J, 1 \leq J \leq N R$
$\operatorname{IFCTY}(I, J)=T Y P E 3$
THEN $\operatorname{SR}(I, J)=C \operatorname{SR}(I, J)$
ELSE $\operatorname{SR}(I, J)$ IS SET TO BE A NULL STATE
END
END

Some MENREAD and MEWWRITE statements are needed in the generation of $N S(K)$ from $I S(K)$. This is simply described as follows:

Case a: if $\operatorname{NSA}(K, J)=I S A(K, J)$ then no NENREAD/WRITE statement is needed.

Case b: if $N S A(K, J) \neq \operatorname{ISA}(K, J)$, the possible conditions are :

| $\operatorname{IST}(K, J)$ | NPI $(K, J)$ | Condition |
| :--- | :--- | :--- |
| active | source | 1 |
| active | dest | 2 |
| passive | source | 3 |
| passive | dest | 4 |

The statements that may be used are:


In condition 1, statements (a), and (b) are used.
In condition 2 , statement (a) is used.
In condition 3 , statement (b) is used.
In condition 4 , none of the statements is used.
In the worst case, statements (a) and (b) are used to generate $\operatorname{NSA}(K, J)$ from $I S A(K, J)$. If CS(I) uses the $I S(K)$ as the reference state, these two statements cannot be moved out of the branch region. In the case of a loop, it will waste much time to execute these statements. If NS(K) is used as the reference state, these two statements do not need to be executed when the backward branch occurs.

However, if the statement (a) is still in the region, it will destroy the content of ISA $(K, J)$ in the host machine memory. The conclusion is that if the NEMWRITE statement used to generate the NSA(K,J) from the ISA(K,J) can be moved out of the branch region, then $N S(K)$ can be used as the reference state in the determination of FS(I). "A statement can be moved out of the region" means that this statement is data independent of all those statements ahead of it in the region. If we can prove that all the statements ahead of statement (a) do not contain $R(J)$. $I S A(K, J)$, this statement can be moved out of the region. The following paragraph will illustrate this point.

If $N S A(K, J)=I S A(K, J)$, no MEMREAD or MEMWRITE is needed. Now, in the worst case of $N S A(K, J) \neq I S A(K, J)$, statements (a) and (b) are used. The basic idea of the $R A / D$ scheme is that when it is performed on a variable which has been assigned to a register already, the same register is used by this variable. If ISA $(K, J)$ has been used before it is deallocated, it must be the same as NSA $(K, J)$. Our assumption, however, is that $N S A(K, J) \neq$ $\operatorname{ISA}(K, J)$, so that $\operatorname{ISA}(K, J)$ in statement (a) is used for the first time in $\operatorname{SLC}(K)$. From the definition of $N S(K)$, $R(J)$ is first used when $N S A(K, J)$ is assigned, $R(J)$ and ISA(K,J) are both used for the first time in statement (a). It can be moved out of the region.

In statement (b), NSA $(K, J)$ cannot be moved out
unless the same variable is not in a different register in NS(K). This condition implies that each NSA(K,J) which appears in the mapping from $\operatorname{ISR}(K, J)$ to $N S R(K ; J)$ is used for the first time in $\operatorname{SLC}(K)$. In the case where this condition is not true, i.e., $N S A(K, J)=N S A\left(K, J^{\prime}\right)$, for $J \neq J^{\prime}$, we have the following contradiction:

From statement (a), NSA(K,J) is in $R(J)$. After some calculations, $\operatorname{NSA}(K, J)$ has to be stored back in ViviL and another variable is allocated into $R(J)$. The statement (c) is used if $N S T(K, J)$ is active.
 and, then, for some reasons, NSA $(K, J)$ is to be loaded again, and $R\left(J^{\prime}\right)$ has the highest priority to be replaced. In the worst case, IVENWRITE $R\left(J^{\prime}\right)$ ISA $\left(K, J^{\prime}\right)$ —.................... $(d)$
 are used to generate $\operatorname{NSA}\left(K, J^{\prime}\right)$ in $K\left(J^{\prime}\right)$. Since INSA $\left(K, J^{\prime}\right)=\mathbb{N} S A(K, J)$, statement (c) blocks statement (e), but statement (d) can still be moved out. This special example does not occur very often. If it does happen, the only result is inefficiency, not an error. $N S(K)$ is used as the reference state by CS(I) to determine $\mathrm{FS}(I)$.

There is another special case where $\operatorname{ISR}(\mathrm{K}, J)=$ $\operatorname{CSR}(I, J)$, but $\operatorname{NSR}(K, J)$ is empty. It will cause many unnecessary MEMREAD/WRITE statements if CS(I) uses NS(K) as
the reference states. In this case, $\operatorname{NSR}(\mathrm{K}, \mathrm{J})$ is set equal to $\operatorname{ISR}(K, J)$ before the determination of $F S(I)$. Algorithm $4-6$ is used to generate $N S(K)$.

## 4-6-3 Final State of Backward Branch SLC

Refer to Figure 4-4. When the backward branch occurs, the state CS(I), which is right before the branch statement, must be set equal to the next initial state, NS(K), of the sink SLC. The state $S(I)$ which is after the branch statement will go to SLC(I+1). The branch region between the branch statement and the sink may be a loop. Correct and efficient interface design is a major concern.

Algorithm 4-7 is used to solve the branch final state, $F S(I)$. The sequential final state, $S(I)$, is solved in Algorithm 4-8.

## 4-7 Conclusion

The outputs of pass 2 are a set of SLCs and a label reference table. Each SLC is a set of MOPs, which all operands are, in machine unit names. The timing phase is assigned, and all field values are determined except the next address value. The label reference table, which lists all labels and corresponding locations, is used to determine the next address value. The address field value assignment and the optimization process will be solved in the next chapter.

Algorithm 4-6

Program: NS of SLC(K)
Data: 1) $N P(J)$ is set when $R(J)$ is first allocated and will not be reset until entering the next SLC.
2) $\operatorname{ODA}(\mathrm{M}, \mathrm{N})$ which is to be register allocated is an operand of a statement in in SLC(K).
3) Refer to Figure 4-4, SLC(K) is sink SLC and SLC(I) is a backward branch SLC. SY1), $S Y(2), S Y(3)$, and $S Y(4)$ are defined in Algorithm 4-2. Subroutine TYPE is defined in Algorithm 4-2.

Pseudo code:

## BEGIN

IF THIS ALGORITHM IS CALLED FRON RA/D SCHEVIE THEN BEGIN

ODA (M,IN) IS SEPARATED INTO SY(1), SY(2), SY(3) AND SY(4)
$\operatorname{IF} N P(J)=)(R(J)$ has not been allocated to operand yet)
THEN BEGIN

$$
\operatorname{NSA}(K, J)=\operatorname{SY}(4), N P(J)=1
$$

IF $N=3$ (ODA $(M, N)$ is used as the destination) THEN BEGIN (set the state variable of $R(J))$
$\operatorname{NST}(K, J)=A C T I V E$
$\operatorname{NPT}(K, J)=D E S T$
CALL SUBROU'INE TYPE TO SOLVE $\mathbb{N} T Y(K, J)$
END
ELSE BEGIN (This operand is source)
$\operatorname{NST}(K, J)=$ PASSIVE
$\operatorname{NPT}(K, J)=$ SOURCE
CALL SUBROUTINE TYPE TO SOLVE $\mathrm{NTY}(\mathrm{K}, \mathrm{J})$
END
END
ELSE RETURN ( $R(J)$ has been allocated to operand already)
END
ELSE BEGIN
$\operatorname{IF} \operatorname{CSR}(I, J)=I S R(K, J) \operatorname{AND} N S R(K, J)$ IS EMPTY
THEN $\operatorname{NSR}(K, J)=I S R(K, J)$
END
END

## Algorithm 4-7

Frogram: Branch Final State of Backward Branch SLC.
Data: 1) Refer to Figure 4-4, SLC(I) branches SLC(K). 2) $\operatorname{CS}(\mathrm{I}), \mathrm{FS}(\mathrm{I})$, and $\mathrm{NS}(\mathrm{K})$ are defined in section Pseudo code:

## BEGIN

$\operatorname{IF} \operatorname{CSA}(I, J)=\operatorname{NSA}(K, J) \quad$ (case 1 )
THEN BEGIN
$\operatorname{FSA}(I, J)=\operatorname{CSA}(I, J)$
$\operatorname{FTY}(I, J)=\operatorname{CTY}(I, J)$
$\operatorname{IF} \operatorname{CST}(I, J)=A C T I V E, \quad A N D \operatorname{NST}(K, J)=P A S S I V E$ THEN BEGIN (extra case 1)

IF THERE IS NO DEALLOCATION PROCESS HAPPENS TO R(J) FROM SLC(K) TO SLC(I) (i.e. R(J) holds only this variable CAS(I,J) in this region)

THEN FST(I,J) $=\operatorname{CST}(I, J)$
ELSE"MENWRITE R(J) CSA(I,J)"
IS INSERTED AT THE END OF SLC(I) $\operatorname{FST}(I, J)=$ PASSIVE
END
END
ELSE BEGIN (case 2)
IF $\operatorname{CST}(I, J)=P A S S I V E, A N D \operatorname{NPT}(K, J)=D E S T, O R$ $\operatorname{CST}(I, J)=P A S S I V E, \operatorname{AND} \operatorname{NPT}(K, J)=\operatorname{ENPPY}(R(J) d i d$ not hold variable in $\operatorname{NSR}(\mathrm{K}, \mathrm{J})$ ) (cond. a) THEN $\operatorname{FSR}(I, J)=\operatorname{CSR}(I, J)$
ELSE BEGIN
$\operatorname{IF} \operatorname{CST}(I, J)=A C T I V E, A N D \operatorname{NPY}(K, J)=E N P T Y$
( $R(J)$ did not hold variable in $\operatorname{NSR}(K, J)$ )
THEN BEGIN (extra case 2)
IF $R(J)$ HOLDS ONLY THE VARIABLE CSA(I,J) FRONL SLC(K) TO SLC(I) (i.e. there is no deallocation process which happens in this region)
THEN $\operatorname{FSR}(I, J)=\operatorname{CSR}(I, J)$
ELSE BEGIN
"MEMWRITE R(J) CSA(I,J)"
IS INSERTED AT THE END OF SLC(I) $\operatorname{FSR}(I, J)=\operatorname{CSR}(I, J)$ $\operatorname{FST}(I, J)=$ PASSIVE END
END

Algorithm 4-7 continued

```
ELSE BEGIN
    IF CST(I,J)=ACTIVE, ANDNPT(K,J)=DEST (cond.b)
        THEN BEGIN
            FSA(I,J)=CSA(I,J)
            FTY(I,J)=CTY(I,J)
            "vivMiWRITE R(J) CSA(I,J)" IS
            INSERTED AT THE END OF SLC(I)
            FST(I,J)=PASSIVE
            END
ELSE BEGIN
            FSA (I,J)=NSA(I,J)
            FTY(I,J)=NTY(I,J)
            FST(I,J)=PASSIVE
            IF CST(I,J )=AC.IIVE, AND
            NPT(K,J)=SOURCE (cond. c)
            THEN BEGIN
                MENWRITE R(J) CSA(I,J)
                    MENREAD NSA(K,J) R(J)
                    ARE INSERTED AT THE END OF
                    SLC(I)
                            END
            ELSE"NENRREAD NSA(K,J) R(J)"
                        IS INSERTED AT THE END OF
                    SLC(I) (cond.d)
    END
    END
```

END.

Program: Sequential Final State of Backward Branch SLC.
Data: 1) Case 1 and condition $a, b, c$ and $d$ of case 2 are directly from Algorithm 4-7.
2) Refer to Figure 4-4, SLC(I) branches to SLC(K).
3) FTY(I,J), "set to be a null state," and VAR(L) are defined in Algorithm 4-4.
4) FS(I) has been determined in Algorithm 4-7 already.

Pseudo code:
BEGIN
REFER TO ALGORITHM 4-7
IF IT IS IN COND. C, D OF CASE 2 (it is described in
Algo. 4-7)
THEN BEGIN
IF SLC(I) AND SLC(K) ARE IN THE SAME BLOCK
THEN BEGIN
$\operatorname{SR}(I, J)=\operatorname{FSR}(I, J)$
IF $\operatorname{FSA}(I, J)$ IS IN VAR (L)
THEN TY $(J)=\overline{F T H}(I, J)$
ELSE TY(J) $\operatorname{FFTY}(I, J)$
END
ELSE BEGIN
IF $\operatorname{FTY}(I, J)=T Y F E 2$ OR NONE (note: FSA(I,J) is a actually from $N S A(K, J)$ in different block) THEN SR (I,J) IS SET TO BE A NULL STATE ELSE BEGIN $\operatorname{SR}(I, J)=\operatorname{FSR}(I, J)$
IF FSA (I,J) IS A GLOBAL VARIABLE OF
THE BLOCK WHICH CONTAINS THE
SLC (I) AND IT WILL BE USED BEHIND SLC (I)
THEN TY (J) =TYFE 1
ELSE TY(J)=TYPE 3
EIND
END
END
$\operatorname{ELSE} \operatorname{SR}(I, J)=\operatorname{FSR}(I, J)$ (case 1 , and cond. $a, b$ of case 2) END.

## CHAPTER V

## PASS 3

5-1 Introduction
The inputs to pass 3 are a set of SLCs and a label reference table which are directly from the output of pass 2. Each $\operatorname{SLC}$ is a set of $\mathrm{NOP}_{\mathrm{s}}$ which is represented by $\mathrm{M}_{\mathrm{i}}$ 5-tuples, ( $\left.O P_{i}, I_{i}, O_{i}, F_{i}, F_{i}\right)$, and is made machine dependent by specifying the architecture of a particular real microprogrammable machine. All field values in the field tuple $F_{i}$ are defined except the address field which will be determined with the aid of the label reference table.

The purposes of this chapter are to develop techniques for combining sequences of $M_{i}$ MOPs into shorter concurrent microinstructions, or what we abbreviate as MIs, and to move the redundant MOPs from the loop region. We say the MI sequence is optimized if it is impossible to rearrange the sequence of $\mathrm{MNOPs}_{i}$ contained in the sequence of MI instructions, in a manner that will produce fewer microinstructions. Dewitt (7) has proved that this kind of absolute minimal reduction problem is an NP-complete problem. We find that the rules which are used to detect the parallelism of MOPs are dependent on the machine constraint. In this chapter, we show why the
optimization problem is NP-complete and then derive general rules to detect the parallelism of MOPs and examine a special case of FDP11/40E machine to illustrate the machine dependency. Then, by seeking a near-optimal solution rather than the absolute optimum solution, we have been successful with a slower algorithm of complexity $O(\mathrm{mn})$, where $m$ is a pragmatically determined constant less than $n$. While we have been unable to do so, it is noted that if we could apply a sort algorithm of complexity $O\left(n \log _{2} n\right)$ to produce a near-optimal solution, then we could get a faster algorithm. This reduction would place the near optimal reduction problem in the class of sorting problems and yield extremely fast code optimization algorithms. The problem, then, is to produce the shortest possible sequence of microinstructions $\mathrm{MI}_{1}, \mathrm{MI}_{2}, \ldots \mathrm{MI}_{k}$ from a compiler-generated sequence of microoperations, $\mathrm{V}_{1}, \mathrm{M}_{2}, \ldots \mathrm{~N}_{\mathrm{n}}$. The optimization algorithm which is used here to solve this problem is applied separately each SLC. The proposed algorithm runs in linear time to produce a reasonable approximation to the best possible code in most cases.

The general terminology used through this chapter is described in section 5-2. The general structure of pass 3 is illustrated in Algorithm 5-1 which leads to the follow. ing tasks: 1) Two important relationships among MOPs, invertibility and parallelism, are described in section 5-3 and section 5-4, respectively; 2) Based on this description,

## Algorithm 5-1

Program: General Structure of Pass 3.
Data: 1) $\operatorname{SLC}(P)$ is to be compacted.
2) Forward branch is abbreviated as f.b. Backward branch is abbreviated as b.b.
3) The label name of the SLC is called LABEL, if any.
4) Subroutine OPTM is to describe the purpose of this pass, and is illustrated in Algorithm 5-2.

Pseudo code:
BEGIN
(START) FETCH NEXT SLC(P)
IF THERE ARE f.b. AND b.b TO SLC(P)
THEN BEGIN
TASK 1: GENERATE A NEW LABEL NAME CALLED 'NEWLBL' TASK 2: CALL SUBR OPTM TO COMPACT SLC(P)(see Algorithm 5-2)
TASK 3: THE LABEL NAME 'LABEL' IS USED AS THE EN'TRY POINT OF SLC(P) FOR f.b. AND IS LOCATED ON THE LABEL POSITION OF THE FIRST MOP OF THIS SLC
TASK 4: THE NEW LABEL NAME 'NEWLBL' IS USED AS THE ENTRY POINT FOR THE b.b. AND IS LOCATED IN THE LABEL POSITION OF THE FIRST MOP RIGHT AFTER THE WENREAD/WRITE STATENENTS
TASK 5: ANY b.b STATEMENT INVOLVED THE LABEL NANE 'LABEL' IS MODIFIED BY 'NEWLBL'
GO TO START END
IF THERE IS ONLY A b.b. TO SLC(P)
THEN BEGIN
DO TASK 2
DO TASK 4, but the seivence ptie new label name
'NEWLBL' IS CHANGED BY 'THE LABEL NANE 'LABEL' GO TO Start
END
IF THERE IS ONLY A f.b. TO SLC(F)
THEN DO TASK 2 AND TASK 3, GO TO START
FERFORN TASK 2, GO TO START
END.
the allocation problem of MOPs is illustrated in section 5-5.

5-2 General Terminology
The following terminologies assume a sequence of MOPS, $M_{1}, N_{2}, \ldots M_{n}$ are mapped into a sequence of microinstructions, $\mathrm{MI}_{1}, \mathrm{MI}_{2}, \ldots \mathrm{MI}_{\mathrm{k}}, \mathrm{k} \in \mathrm{n}$.

1) A SLC is the basic unit to be optimized and is represented by $\operatorname{SLC}=\left\{M_{1}, M_{2}, \ldots M_{n}\right\}$, where $M_{i}$ is a microoperation. We say $M_{i}$ precedes $M_{j}$, denoted by $\mathbb{M}_{i}<\mathbb{W}_{j}$, if $i<j$.
2) We say a sequence of MOPs is executed in serial, denoted by $\left\{\mathbb{N}_{i},\left\{M_{j}\right\},\left\{\mathbb{N}_{k}\right\}\right.$...., if the $\operatorname{NOPs}$ are executed in separate control store cycles. Two MOPs, $\mathbb{N}_{i}$ and $M_{j}$, are executed concurrently, denoted by $\left\{M_{i}, M_{j}\right\}$, if they are executed in the same control store cycle.
3) A microinstruction MI is a set of concurrently executable $\operatorname{MOPs}$ denoted by $M I=\left\{M_{i}, M_{j}, \ldots\right.$ $\left.v_{k}, \cdots\right\}$.
4) $M_{i}$ and $M_{j}$ are said to be parallel, denoted by $M_{i} / / / M_{j}$, if for all inputs the sequential execution of $\left\{\mathrm{CH}_{i}\right\},\left\{\mathrm{Ni}_{j}\right\}$, results in the same output as the concurrent execution of microinstruction $\mathrm{MI}_{\mathrm{k}}=\left\{\mathrm{M}_{\mathrm{i}}, \mathrm{M}_{\mathrm{j}}\right\}$.
5) We say two MOPs, $M_{i}, M_{j}$ in SLC and $M_{i}<\mathbb{M}_{j}$ have

I/O conflicts if one MOP depends on the data produced by the other MOP or alters the data needed by the other MOP. Assume $I_{i}, 0_{i}$, is in $M_{i}$ and $I_{j}, O_{j}$ is in $M_{j}$. If $I_{i} \cap 0_{j} \neq 0, I_{j} \cap 00_{i} \neq 0$, or $0_{i} \cap 0_{j} \neq 0$, there is an $I / 0$ conflict between these two MOPs.

Now, we can pose the problem in more exact terms. Optimization of a sequence of NOPs in a loop-free SLC, is a conflict-free partition of the NOPs into sets, say $\mathrm{MI}_{1}$, $\mathrm{WI}_{2}, \ldots \mathrm{MI}_{\mathrm{k}}$, in such a way that no other partition results in fewer MIs; e.g., $k$ cannot be reduced.

5-3 The Parallelism and Invertibility of NOPS
Based on the 5-tuple format of MOPs, two important relationships, parallelism and invertibility, are determined in this section. It will be easier to understand these relationships if we examine how the 5-tuple of a MOP affects:

1) I/O resources, 2) timing phase, and 3) field tuples.

## 5-3-1 I/O Resources

Consider two MOPs $\mathbb{N}_{i}, M_{j}$, where $M_{L}$ precedes $M_{j}(d e-$ noted by $\mathrm{M}_{1}<\mathrm{M}_{\mathrm{j}}$ ):

$$
\begin{aligned}
& M_{i}:\left\{O P_{i}, I_{i}, O_{i}\right\} \\
& M_{j}:\left\{O P_{j}, I_{j}, O_{j}\right\}
\end{aligned}
$$

There are 4 cases in I/O intersection. (see

Table 5-1) In row 2, 3, or 4 of Table 5-1, there are two conditions for parallel execution (see the fourth column of Table 5-1). If the parallel action occurs above the dash line, it is different from the sequential action. Otherwise, the parallel action is the same as the sequential action.

The first nonempty intersection in Table 5-1 will not influence parallel execution, but the last three nonempty intersections do influence the parallel execution. Therefore, depending upon the values of $A, B$, or $C$ in column 2 of Table 5-2, there are eight possible combinations. The only combination of interest, however, is the case where all intersections are empty. If $A=B=C=0$, then $\mathbb{N}_{i}, M_{j}$ are said to be data independent, denoted by $\mathbb{M}_{i} \beta H_{j}$. This leads to a very important factor in the optimization problem. For example, consider the sequence of NOFs, $N_{1}, M_{2}$, $M_{3}$, with $H_{1}=\min _{3}$ and additional properties that $\mathrm{w}_{1}$ not $/ / \mathrm{Ni}_{2}$, $M_{2}$ not $/ / N_{3}$ but $N_{1} / / M_{3}$. If we can change the position of $\mathrm{M}_{2}$ and $\mathrm{M}_{3}$ then we say $\mathrm{N}_{2}$ and $\mathrm{M}_{3}$ are invertible. We can invert two MOS only when their execution is the same for both sequences. For example, sequential execution of $\mathrm{Ni}_{1}, \mathrm{~N}_{2}, \mathrm{M}_{3}$ produces the same result as the execution of $\mathrm{N}_{1}$, $\mathrm{NH}_{3}, \mathrm{~N}_{2}$. We may take advantage of invertibility by combining $\mathrm{FI}_{1}, \mathrm{M}_{3}$ into $\mathrm{MI}_{1}$ leaving $\mathrm{M}_{3}$ assigned to $\mathrm{NI}_{2}$ to give an optimized partition for $r=2 . \mathbb{N}_{i}$, ${ }^{w_{1}}{ }_{i+1}$ are said to be invertible, denoted by $\left.\mathrm{Ni}_{i}\right\rangle\left\langle{ }_{i+1}\right.$, if ${ }_{i} \rho^{\mathrm{Ni}}{ }_{i+1}$.

Table 5-1. I/0 Intersection


- $\mathrm{N}_{i}$, Ni are in sequential order, and $\mathrm{N}_{\mathrm{i}}$ precedes $\mathrm{N}_{\mathrm{j}}$.
- $M_{i}$ is denoted by $\left\langle O P_{i}, I_{i}, O_{i}\right\rangle$.
- $V_{j}$ is denoted by $\left\langle O P_{j}, I_{j}, O_{j}\right\rangle$.


## 5-3-2 Timing Phase

An MI is considered to be a polyphase instruction in the designing of the FDM. The control store cycle is logically divided into several timing phases. (The detail is given in Chapter II.) The possibilities for timing intersections are discussed.

Assume $\mathbb{N}_{i}<\mathbb{M}_{j}$ and the time interval to initiate and execute $M_{j}$ is $T_{j}$. The relationship between $T_{i}, T_{j}$ is shown in Figure 5-1.

$$
\begin{aligned}
& T_{i} \cap T_{j}=0 \text { implies } T_{i}<T_{j} \text { or } T_{i}>T_{j} \\
& T_{i} \cap T_{j} \neq 0 \text { implies } T_{i}=T_{j}, T_{i} \leqslant T_{j} \text { or } T_{i} \geqslant T_{j}
\end{aligned}
$$

We can see $\mathbb{M}_{i}$ precedes $\mathbb{M}_{j}$ in the sequential form, but in the parallel form $M_{i}$ may not precede $M_{j}$. What we must do is to find an algorithm to detect whether the parallel execution of $\mathrm{MI}_{\mathrm{k}}=\left\{M_{i}, M_{j}\right\}$ can produce the same output as the sequential execution of $\mathrm{MI}_{\mathrm{k}}=\mathrm{M}_{\mathrm{i}}, \mathrm{MI}_{\mathrm{k}+1}=\mathrm{N}_{\mathrm{j}}$, for all inputs.

Consider Table 5-1 again. It is simple to determine the results of sequential execution, but parallel execution may or may not produce the same results as sequential action. If we add timing to the table and divide the fourth column in Table 5-1 into two parts, we get the results shown in Table 5-2. The entries of Table 5-2 show the conditions of timing which allow concurrency.

From the above discussion, it is obvious to see the I/O and the timing tuples play important roles in the
A) $T_{i} T_{j}$


If both $\mathbb{M}_{i}$ and $\mathbb{M}_{j}$ can be executed in one CS cycle then $M_{j}$ precedes $\mathbb{M}_{i}$.
B) $T_{i}<T_{j}$


If $M_{i}$ and $M_{j}$ are executed in one CS cycle, then $M_{i}$ still precedes ${ }^{[1}{ }_{j}$.
C) $T_{i}=T_{j}$


If ${ }_{i} / / \mathbb{V}_{j}$, then $\mathbb{N}_{i}$ and $\mathbb{N i}_{j}$ execute in the same interval.

Figure 5-1. Timing Conflicts in a Polyphase Microinstruction

Table 5-2. 〈I, $0, T\rangle$ Conflict Detection

Nonempty Parallel and sequential inter- execution leave same section $I_{i} \cap I_{j} \quad$ independent of timing

| $I_{i} \cap O_{j}$ | $T_{i}<T_{j}$ | $T_{i} \geqslant T_{j}$ |
| :--- | :--- | :--- |
| $O_{i} \cap I_{j}$ | $T_{i}<T_{j}$ | $T_{i} \geqslant T_{j}$ |
| $0_{i} \cap O_{j}$ | $T_{i}<T_{j}$ | $T_{i} \geqslant T_{j}$ |

determination of the MOPs. Before going into the general rules to detect parallelism, a more exact explanation of field conflict is given.

## 5-3-3 Field Tuple

As mentioned in Chapter II, there are two kinds of fields in $N I$ format, denoted by $F_{A}, F_{B}$, respectively. $F_{A}=\left\{f_{i} /\right.$ If $f_{i}$ is used by more than one MOP in the same $M I$ and the values assigned to these fields are the same, it will cause no conflict. $\}$
$F_{B}=\left\{f_{i} \mid\right.$ If $f_{i}$ is used by more than one MOP in the same MI, it will cause the conflict even if the field value is the same. $\}$
$M_{i}, N_{j}$ are in SLC. $F_{i}, F_{j}$ are the field tuple to Mi, Mi, respectively, and it is assumed:

$$
F_{i} \cap F_{j}=F_{k}=\left\{f_{i} \mid \text { a set of fields }\right\} \neq 0
$$

If $\forall f_{i} \in F_{k} \geqslant f_{i} \in F_{A}$ and the values of each $f_{i}$ are the same, then $\mathrm{F}_{\mathrm{i}} \cap \mathrm{F}_{\mathrm{j}}$ is defined to be zero.

In other words, if one of $f_{i} \in F_{k}$ belongs to $F_{B}$, then

$$
\mathrm{F}_{\mathrm{i}} \oslash \mathrm{~F}_{\mathrm{j}} \neq 0,
$$

or if $\forall f_{i} \in F_{k} \geqslant f_{i} \in F_{A}$, but one pair of $f_{i}$ has the different value, then

$$
\mathrm{F}_{\mathrm{i}} \cap \mathrm{~F}_{\mathrm{j}} \neq 0
$$

5-4 The Detection of Parallelism of MOPs
The machine constraints on the primitive operations may be different from computer to computer. The parallelism detection rule can never be machine independent. Here, we divide the discussion into two parts. One is statement of the general rules which are available to every machine. The second is an explanation of the machine constraints which must be faced. Then some examples are used to explain the machine imitations.

## General rules

Every microinstruction is completed within a control store cycle. The method used to analyze the timing phase within the cycle is described in section 5-3-2. The following rules are used:

Given $M_{i}, M_{j}$ in $S L C$ and $M_{i}<M_{j}$. $M_{i}$ and $M_{j}$ are denoted by:
$\mathbb{M}_{i}:\left\{O P_{i}, I_{i}, O_{i}, F_{i}, P_{i}\right\}$ $M_{j}:\left\{O P_{j}, I_{j}, O_{j}, F_{j}, P_{j}\right\}$

1) If $M_{i} \not f_{i+i}$ then $M_{i}><M_{i+1}$.
2) $A s P_{i}<P_{j}$.

If $F_{i} \cap F_{j}=0$ then $M_{i} / / M_{j}$.
3) $A s P_{i} \xrightarrow{2} P_{j}$
$\operatorname{If}\left(F_{i} \cap F_{j}=0\right)$ and $\left(\mathbb{N}_{i} \rho \mathbb{N}_{j}\right)$ then $\mathbb{N}_{i} / / \mathbb{N}_{j}$.
$\rightarrow$ Example 5-2:
In the PDP11/40E machine $(8,9)$, the CL3 cycle generates P2 and P3 pulses. Then each pulse is assigned to the corresponding mOP . There are three cases used to illustrate the general rules.

Case 1: M1: R2 $\rightarrow \mathrm{D}, \mathrm{P} 2$ : copy R 2 to register $D$
M2: $D \rightarrow R 3, P 3:$ copy register $D$ to $R 3$
M3: $R 3+B \rightarrow D, P 2: \quad \underset{\text { add } R 3 \text { and }}{\text { register } D}$ register $B$ to register D

M4: $D \rightarrow R 4, P 3:$ copy register $D$ to $R 4$ M2 and M3 are examined to detect the parallelism.
From example $2-5$, we know $\mathrm{F}_{2} \cap \mathrm{~F}_{3}=0$, but $\mathrm{Mi}_{2}$ not $\beta$ $\mathrm{M}_{3}$. This implies $\mathrm{M}_{2}$ not M . (If $\mathrm{M}_{2}$ and $\mathrm{N}_{3}$ are executed in one FVI , and $\mathrm{N}_{3}$ is executed prior to $M_{2}$, it will give a wrong result.)

Case 2: M5: emit $\rightarrow$ stack, P3 ; copy content value "emit" M6: R3 D, P2; ; copy R3 to register D From the third rule, $\left(F_{5} \cap \mathrm{~F}_{6}=0\right)$ and $\left.\left.\mathrm{N}_{5}\right\}^{3} \mathrm{~N}_{6}\right)$ imply 5 5//M6.

Case 3: M7: $R 3+B \rightarrow D, P 2 ;$ add $R 3$ and $B$ to register $D$
M8: $D \rightarrow R 3, P 3$; copy register $D$ to $R 3$
The pulses used by $\mathbb{W}_{7}$ and $\mathbb{M}_{8}$ are P 2 and P 3 , respectively. $\quad \mathrm{F}_{7} \cap \mathrm{~F}_{8}=0$ implies $\mathrm{Mi}_{7} / / \mathrm{Mi}_{8}$ which is independent of $I / 0$ conflict.

## Machine Constraints

1) If more than one control store cycle is provided by the machine, this will cause some machine constraints on the general rules.

Example 5-2:
In the PDP11/40E machine $(8,9)$, there are three machine cycles listed in Figure 5-2: a) CL1 cycle generates pulse P1; b) CL2 cycle generates pulse P2; and c) CL3 cycle generates pulse $P 2$ and pulse $P 3$.

The constraint is "Different microinstructions must use different control store cycles and MOPs in different cycles may not execute together." This implies that a MOP in CL1 can never execute together with MOPs in CL2. Before the general rule can be used, one has to determine that the se two NiOPs belong to the same control store cycle.


Figure 5-2. PDP11/40E Processor Clock

Case 4: $\mathrm{M}_{9}$ : PUSH, P1 ; push the stack
$M_{10}: R 3 \rightarrow D, P 2 \quad$; copy R3 to register $D$
$\mathrm{M}_{9}$ is in cycle CL1 and $\mathrm{N}_{10}$ is in cycle CL2
imply $\mathrm{M}_{9}$ cannot be parallel with $\mathrm{H}_{10}$ even if the general rule is good in this case.

Examine $M_{5}$ and $M_{6}$ in example 5-1. They both belong to cycle CL3. The general rule is applied to get the parallelism result. 44
2) There are some MOPs used for special purposes such that the general rules cannot apply to them.

- Example 5-3:

In the FDM of the PDP11/40E, the MOP FLAG is used to set the best machine flags for the previous ALU operation. MOP FLAG must be the next one after the ALU operation. It cannot move the position even if invertibility is true.

MOP NOOP, which is used in the $\mathbb{N}$-way branch operation and provides the branch address, has its own fixed position. It cannot be moved and/or parallel with other MOPs even if the general rule is applied here. 44

The NOPs used for these special purpose and the extra machine constraint conditions cannot make the parallelism detection rules completely machine independent. In order to keep the system portable, they are packed into
a subroutine. If the rules are changed for another machine, this subroutine must be rebuilt.

5-5 MOP Allocation and Movement
The purpose of this section is to develop algorithms used to allocate the MOPs into the MI and move the MEMREAD and/or MEMWRITE statements which are used to generate NS(K) from IS $(K)$ in the sink SLC out of the backward branch region.

5-5-1 Theoretical Constraints on Optimization
The optimization problem is known to be NP-complete (7). Thus, it is not likely that there exists a nonexponential algorithm to solve this kind of problem with a deterministic Turing Machine. First of all, we examine why the optimization problem is NP-complete.

The definition of parallelism and invertibility of a pair of MOPs was described previously. Now, we extend the definitions to microinstruction.

MOP $M_{k}$ is said to be parallel with MI, if $M_{j} \forall M_{k} \exists$ $M_{k} / M_{j}$. Al so MOP $M_{k}$ is said to be invertible with MI, if $\forall M_{j} \in M I J M_{k}><M_{j}$.

Given a $\operatorname{SLC}=\left\{M_{1}, M_{2} \ldots M_{k} \ldots . M_{n}\right\}$, assume $\left\{M_{1}\right.$, $\left.M_{2} \ldots M_{k-1}\right\}$ is partitioned into $M I_{i} \ldots M_{i}$. As we allocated $M_{k}$, relationship between MOP and MI is : (refer to Table 5-3)

Case 1: $M_{k}$ not><MI ${ }_{i}$, and $M_{k}$ not//MI ${ }_{i}$ Case 2: $M_{k}$ not><MI ${ }_{i}$, and $M_{k} / / \mathrm{MI}_{i}$

Case 3: $M_{k}>\left\langle M I_{i}\right.$, and $M_{k} \operatorname{not} / / M I_{i}$ Case 4: $\left.M_{k}\right\rangle\left\langle M I_{i}\right.$, and $M_{k} / / M I_{i}$

Table 5-3. Possible Positions of MOPs in the Allocation Problem

| Possible position case number | $M I_{i+1}$ | MI ${ }_{i}$ | $M_{i} \ldots{ }^{\prime \prime} \mathrm{MI}_{\mathrm{i}-1}$ |
| :---: | :---: | :---: | :---: |
| Case 1 | x |  |  |
| Case 2 | X | X |  |
| Case 3 | X |  | $\Delta$ |
| Case 4 | X | X | $\triangle$ |

X: MOP can be in this position.
$\Delta$ : Check $M_{k}$ with the MI ahead of the current one and determine which case it belongs to.

If $M_{k}$ is invertible with $M I_{i}$ (Case 3 or 4 of Table 5-3), it may be moved past $M I_{i}$ and the same test applied to $M I_{i-1}$. On the other hand, if $M_{k}$ is not invertible with $M I_{i}$ (Case 1 or 2), it is blocked by this MI. In this case, $M_{k}$ is placed in the subsequent $M I_{i+1}$ or the current $M I_{i}$, respectively.

In Case 3 and 4 of Table 5-3, we have to check the MOP ahead of the current $\mathrm{MI}_{\mathrm{i}}$. Again we face four cases. If $M_{k}$ is invertible with all MIs from $\mathrm{MI}_{i}$ back to $\mathrm{MI}_{1}$, there are ( $i+1$ ) possible positions for $M_{k}$; one position is ahead of $\mathrm{MI}_{1}$, one is after $\mathrm{MI}_{\mathrm{i}}$. The other $\mathrm{i}-1$ positions are
between any pair of successive MIs, In the remaining cases, if $M_{k}$ is // and invertible with all MIs, there are $2 i+1$ ) possible positions for $M_{k}$.

Let us consider the worst case:
$S=\left\{M_{1} \ldots M_{n}\right\}$, assume every $M O P$ is invertible with every other, but not parallel. $M_{1}$ is allocated in $M I_{1}, M_{j}$ is to be determined, $2 \leq j \leq n$. $j=2$, there are 21 possible positions for $M_{2},\left\{M_{1}\right\}$, $\left\{M_{2}\right\}$, or $\left\{M_{2}\right\}\left\{M_{1}\right\}$. $j=3$, there are 31 possible positions for $M_{3}$. -$j=n$, there are $n \backslash$ possible positions for $M_{n}$.
Totally, there are $\sum_{1}^{n} k l$ possible positions in which to allocate these n MOPs.

Clearly, this is a very special case, since if we know in advance that there is no parallelism among MOPs, it is not necessary to check these positions. We just use $n$ MIs to allocate the $n$ MOPs. The problem is that all the relationships are not known until we check the last MOP in SLC. The allocation of MOPs depends not only on the MOPs ahead of it, but on the MOPs after it. The best position of MOPs cannot be decided until every possible combination of MOPs is checked. We can see that invertibility causes the problem to be NP-complete.

On the other hand, the data dependency among MOPs is obvious and limits the invertibility considerably. In this
case, it is hard for a MOP to cross too many MOPs ahead of it. A limitation of the times of comparing a MOP with other MOPs is necessary.

5-5-2 Linear Order Compaction Algorithm
In order to get a practical and efficient algorithm, we impose the following restrictions.

1) The position of MOP $M_{k}$ is computed by searching backward over the previous microinstructions leading up to MOP $M_{k}$.
2) In each case of Table 5-3, we make the following decision.

Case 1: $\left\{M_{k}\right\} \rightarrow M I_{i+1}$
Case 2: $\left\{M_{k}\right\} \rightarrow M I_{i}$
In the next two cases, $M_{k}$ is limited to make $m$ comparisons with the previous MOPs. In other words, $M_{k}$ can compare with h MIs from $\mathrm{MI}_{\mathrm{i}-1}$ to $M I_{i-h}$ where $h$ is a number of $M I s$ and $\sum_{j=1}^{h}\left|M I_{i-j}\right|$ is nearest to $m$. ( $\left|M I_{k}\right|$ means number of MOPs in $\mathrm{MI}_{\mathrm{k}}$ ).

Case 3: If $M_{k}$ is invertible with all MIs but not parallel, then $\left\{M_{k}\right\} \rightarrow M I_{i+1}$.

Case 4: Compare $M_{k}$ with $M I_{i-j}, 1 \leq j S_{h}$, until we find the $M I$ nearest to $\mathrm{MI}_{1}$ that can accept $M_{k}$.

We restrict the invertibility problem as described above and use the relationship of $/ /$ and $>\langle$ between MOP and MI to get Algorithm 5-2. But, there is a special case in which this limitation cannot be put on the algorithm. As mentioned in Chapter IV, a SLC(I) backwards branches to SLC(K). The MEMWRITE statements which are used to generate the $\operatorname{NS}(K)$ from IS(K) will have to be moved out of the branch region. Otherwise, errors will occur. Algorithm $5-3$ which is a subroutine to Algorithm 5-2 is used to move these statements out of the branch region.

Now, we consider the computational complexity of this algorithm, using the number of comparisons between pairs of MOPs as a measure of this complexity. There are $n$ MOPs in $\operatorname{SLC}\left\{M_{1}, M_{2} \ldots M_{k} \ldots M_{n}\right\}$. Assume MOP $M_{k}$ is to be determined for $2 \leq k \leq n$ and $M_{1}, M_{2} \ldots M_{k-1}$ is partitioned into $M I_{1}, M I_{2}$, ...MI ${ }_{j-1}$ already.

1) In case 1 and 2 of Table 5-3, $M_{k}$ is assigned to $M I_{j+1}$ of $M I_{j}$. In the worst case, we compare only $M_{k}$ with all the MOPs in MI ${ }_{j}$.
2) In case 3 of Table 5-3, as $k>m$, we check $M_{k}$ with $M I_{j-i}, i+1,2, \ldots h$ until $><$ does not exist. In the worst case, $M_{k}$ is invertible with h MIs ahead of it. We need $m$ comparisons before we get the position of $M_{k}$. As $k \leq m$, at most $k$ comparisons are necessary.

## Algorithm 5-2

Program: $O(m n)$ Compaction Algorithm
Data: 1) $\operatorname{SLC}(P), M_{1}, M_{1}, \ldots M_{k} \ldots M_{n}$ is to be processed.
2) When $M_{k}$ is allocating into $M I$, we assume $M_{1} \ldots M_{k-1}$ has been allocated to $M I_{1} \ldots M I_{j}$
already.
3) $n$ is the number of MOPs in SLC(P).
4) $m$ is the maximum number of comparisons which is allowed by the algorithm when a MOP is allocating to MI.
5) $k$ is the current MOP index.
7) $j$ is the current NII index.
7) $S$ is the counter to count the number of comparisons when $M_{k}$ is allocating.
8) $/ \mathrm{MI} /$ is the ${ }^{k}$ number of MOPs in MI.
9) $><$ (invertibility) and // (parallelism) are determined from section $5-3$ and section 5-4.

Pseudo code:

## BEGIN

(STRT) SET THE CONPARISON COUNTER S TO ZERO
FETCH NEXT MOP, $M_{k}$
IF ALI MOPS IN SLC(P) ARE ALLOCATED ALREADY INTO MIs THEN RETURN
ELSE BEGIN
IF THERE IS A b.b. TO SLC'(P)
THEN BEGIN
IF $\mathbb{M}_{k}$ IS A MEMREAD/WRITE STATEMENT
THEN CALL ALGORITHM 5-3
GO TO STRT
ELSE GO TO A
END
(A)

BEGIN
ELSE
$S=S+\mid M I_{j} I$
IF $M_{k} / / M_{j}$
THEN BEGIN
$I F M_{k}>\left\langle M_{j}\right.$
THEN $k k=j$ ( $k k$ is set to the current MI index)
GO TO C
ELSE ALLOCATED Mk ${ }_{k}$ INTO MI ${ }_{j}$, GO TO STRT
END

Algorithm 5-2 continued)

ELSE BEGIN

$$
I F M_{k}><M I_{j}
$$

THEN BEGIN
IF $\mathrm{S}>\mathrm{m}$ (The number of comparisons exceeds the limitation)
THEN GO TO B
ELSE BEGIN
$\mathrm{j}=\mathrm{j}-1$ (decrement the current
IF $j=0$
THEN GO TO B ELSE GO TO A
END
END
(B)

IF $k k=0$ ( $M_{k}$ has never been parallel
with any $\mathrm{MI}_{\mathrm{kk}}$, where $\mathrm{kk} \leqslant \mathrm{j}$ )
THEN BEGIN
ALLOCATE $M_{k}$ into $\mathrm{MI}_{\mathrm{j}+1}$
$j=j+1$ (set the new MI index)
GO TO STRT
END
ELSE ALLOCATE $M_{k}$ INTO MI ${ }_{k k}$.
GO TO STRT
END
END
END END
END.

Algorithm 5-3

Program Movement
Data: 1) This algorithm is called from Algo. 5-2.
2) Label MOP is the MOP contained the label statement.
3) $M_{k}$ is the MEMREAD/WRITE MOP to be moved out of the branch region.

Pseudo code:
BEGIN
CHECK $_{k}$ WITH MI ${ }_{j}$, MI ${ }_{j-1}, \ldots$ MI $_{q}$ (MI ${ }_{q}$ is the MI contained
IF $M_{k}$ IS INVERTIBLE WITH ALL THESE MIs
THEN BEGIN
$T=j$
WHILE $t \geqslant \mathrm{q}$ (change the index of MI )
DO BEGIN
$M I_{t+1} \leftarrow M I_{t}$
$t \leftarrow t-1$
END
END
${ }_{\text {ALLOCATE }} M_{k}$ INTO MI $q^{\left(M_{k}\right.}$ is moved out the branch GO TO D
END
ELSE ALLOCATE $M_{k}$ INTO MI ${ }_{j+1}\left(M_{k} \begin{array}{l}\text { may not be used to gener- } \\ \text { ate } N S(P) \text { from } I S(P))\end{array}\right.$
(D) $j \leftarrow j+1$ (set new MI index)

RETURN
END.
3) In case 4 of Table $5-3$, as $k>m$, we check $M_{k}$ with $M I_{j-i}, i=1,2, \ldots$ until $/ /,><$, or neither exist. Then we assign $M_{k}$ to $M_{j-i}$ where $i$ is as large as possible. The worst case occurs when $M_{k}$ is // and with h MIs preceding it; i.e., we need $m$ comparisons before the allocation of $M_{k}$. As $k \leq m$, at most $k$ comparisons are necessary.

These four cases may occur alternatively but in the worst case, as $k>m, M_{k}$ requires a total of $m$ comparisons before allocation. Indeed, if this occurs for each of MOPs, $M_{m+1} \ldots M_{n}$, the total number of comparisons is $T(n)=1+2+\ldots$ $\mathrm{m}+(\mathrm{n}-\mathrm{m}) \mathrm{m}$. Therefore, the algorithm complexity is $0(\mathrm{mn})$.

This algorithm fails to produce the absolute optimization code, but runs in linear time $O(m n)$. The value of $m$ will be determined pragmatically in the next chapter.

## CHAPTER VI

## EXAMPLE AND CONCLUSION

## 6-1 Example

This chapter discusses an example used to describe the entire performance of the translating system. The general structure of this example is shown in Figure 6-1. The target machine, PDP8, is realized by INL in two parts. One is described by IISG (Appendix E-1); the other is described by IESG (Appendix E-2). The hoost machine used is the PDP11/40E. The FDM and the MET of the host are described in Appendix $B$ and Appendix $C$, respectively.

IISG is decoded into OP(IISG) which, in turn, together with IESG and MET are the inputs to pass 1. The output of pass 1, Appendix E-3, is a set of host machine executable codes partly in the form of symbolic variables. These codes together with the FDM are the input to pass 2. The output of pass 2, Appendix E-4, is a set of MOPs and each MOP is in a 5 -tuple representation. The output of pass 3, Appendix E-5, is a set of compacted codes and the host binary microcode associated with each MOP. Finally, three different benchmarks of PDP8 are tested and the result is shown in Appendix E-6.

This example shows that the system successfully translates the IML into the PDP11/40E microcode. The performance of each pass is evaluated in section 6-2 to show


Figure 6-1. General Structure of Example 6-1
the efficiency of the system. In this translator, there are some limitations from the host machine constraint and part of the system have not yet been programmed. These factors will be described in section 6-3.

## 6-2 Performance Evaluation of Passes

## 6-2-1 Pass 1

Pass 1 increases the number of IML codes, $M$, to the number of MDIL codes, N. This increase number, N-M, which is used to solve the problems of the difference between the virtual machine and the host machine, is highly dependent on the choice of the host machine. Since extra machine codes (MDIL) are needed to match the difference between the host machine and the virtual machine, for instance, in the example 3-7 of Chapter 3, the word size problem causes eleven machine codes to describe that IML code which needs only three machine codes if there is no word size difference.

In the whole translation system, (refer to Figure 6-2), pass 2 is used to allocate the register to the variable in MDIL and the output is K MOPs. The increase in number, $K-N$, is needed to handle the load and/or store operations (the details are in Chapter IV). Pass 3 compacts these $K$ MOPs into $J M I s$, where $J \leqslant K$ (the details are in Chapter V). Pass 1 is one of the factors that influences the system's efficiency (with respect to the


Figure 6-2. The Variation of the Number of Codes in the Whole System
number of codes increase). In order to minimize the value $\mathrm{N}-\mathrm{M}$, the user may often use the "equivalent" machine to emulate the target machine. For example:

1) The operations of the host machine are similar to the IML statements.
2) The hardware configuration of the host machine can describe the corresponding configuration in the target.
3) The arithmetic mode and the word size are the same for the host and the target.

## 6-2-2 Pass 2

The main purpose of pass 2 is to allocate the symbolic variables declared in the VMPL emulator program into the set of GPRs of the host machine. As mentioned before, pass 2 causes extra load/store operations which
directly influence the system's efficiency. The performance of pass 2 with respect to the number of GPRs is to be evaluated. Some related work is discussed first.

Rannem, et al. (17) described an experiment performed for 15 small computers as follows:

1) Gather normalized execution times and memory space requirements for three simple benchmark kernels written in the macro assembly level of each computer.
2) Choose two different kinds of equations that have six standard machine parameters as the independent variables and execution time ( $T$ ) and memory space (S) as the dependent variables.
3) Perform a standard regression fit of these equations to the observed data for time and space to estimate the equation coefficients.
4) Finally, for each kernel, there are two performance measures, $S$, and $T$, which are the functions of the six machine parameters.

Among these six performance equations, he found that the execution time of Kernel 3 is significantly dependent on the number of GPRs, and concluded that substantial changes in performance are not achieved by increasing the number of registers beyond 6 or 8 .

Lunde, et al. (11) used the DEC-10 ISP (instruction set processor) to analyze 36 test programs written in high
level languages from a scientific environment and 5 compilers, three of which were written in macro assembly language and the rest in a HLL. Lunde's analysis program was used to detect register lives, classify them and find the number of "live registers" at each time during program execution. The results suggest that programs might run almost equally time-efficiently on an ISP having fewer registers, but the same structure otherwise.

Reducing the number of GPRs in ISP will increase the execution time because of redundant register store and reload operations. The result shows that the average increase caused by a reduction to 8 registers is $7.9 \%$ and the authors conclude that eight registers would be sufficient for a general register ISP similar to the DEC system 10.

The example in section 6-1 shows that the input of pass 2 consists of 174 microoperations in 32 SLCs containing 7 global variables, 3 local variables and 13 local temporary variables. The host machine used is the PDP11/40E. An experiment is made by varying the number of different registers and measuring the length of code produced. (See the result in Table 6-1). As is seen, when the number of registers, $N$, is greater than or equal to 9 . there is little change or increase in instruction count. If we reduce the value of $N$, it will increase the instruction count. For example, as N is reduced to 8 , the

Table 6-1. Evaluation of Pass 2
(number of registers w.r.t. the length of code produced)

| n | $\mathrm{OP}_{\mathrm{n}}$ | $f=0 \mathrm{P}_{\mathrm{n}}-\mathrm{OP} 9$ | $\mathrm{f} / \mathrm{OP}{ }_{9}$ | $\mathrm{f}_{2}=0 \mathrm{P}_{\mathrm{n}}-\mathrm{IP}$ | $\mathrm{f}_{2} / \mathrm{IP}$ |
| :---: | :---: | :---: | :---: | :---: | :---: |
| 3 | 267 | 76 | 39.8 | 93 | 53.4\% |
| 4 | 262 | 71 | 37.1\% | 88 | 50.6\% |
| 5 | 248 | 57 | 29.8\% | 74 | 42.5\% |
| 6 | 219 | 28 | 14.6\% | 45 | 25.8\% |
| 7 | 215 | 24 | 7.3\% | 41 | 23.6\% |
| 8 | 203 | 12 | 6.3\% | 29 | 16.7\% |
| 9 | 191 | 0 | 0 | 17 | 8.9\% |
| 10 | 191 | 0 | 0 | 17 | 8.9\% |

. The number of input codes in 174 in 32 ISCs.
. The number of variables is 23 .
. $n$ is the number of registers.

- $O P_{n}$ is the number of output codes when the number of register is $n$.
increase in relative instruction count is $6.3 \%$ which is close to Lunde's result. It seems that eight or nine registers would be a good size for general purpose emulation.

The other feature of pass 2 is seen in the last column of Table 6-1. The inefficiency rate (IR) is defined as:

$$
I R=\left(\# \text { of } O P_{n^{-}} \# \text { of } I P\right) /(\# \text { of } I P)
$$

As shown, as the value of $N$ decreases, the value of IR

Table 6-2. Testing $0(m)$ Algorithm on the Husson's Machine

| m | $\underline{L}$ | \# of imis | $\underline{m}$ | $\underline{L}$ | \# of MIs |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ** | 2 | 30 | ** | 2 | 5 |
| 2 | 2 | 31 | 2 | 2 | 6 |
| ** | 3 | 21 | ** | 3 | 4 |
| 3 | 3 | 23 | 3 | 3 | 4 |
| ** | 4 | 18 | ** | 4 | 3 |
| 4 | 4 | 18 | 4 | 4 | 3 |
| ** | 5 | 18 | ** | 5 | 3 |
| 5 | 5 | 18 | 5 | 5 | 3 |
| ** | ** | 18 | ** | ** | 3 |

( 56 MOPs in SLC)
(9 MOPS in SLC)

- **: no limitation on this constraint.
- $m$ : the number of comparisons.
- L : the length of MOPs in MI.
increases. When $N$ is reduced from 9 to 3 , the value of $I R$ is increased from $9 \%$ to $53 \%$. We conclude that pass 2 works well: i.e., it can produce up to $44 \%$ savings. The limitations are due to the host machine, not the algorithm.


## 6-2-3 Pass 3

Pass 3 uses a pragmatic rule to detect the concurrency of MOPs and an $O(\mathrm{mn})$ algorithm to allocate the MOPs into the MIs. (Note: MOP is defined directly from the FDM). Where $n$ is the total number of MOPs to be processed, $m$ is the maximum number of comparisons allowed in the algorithm. The evaluation of pass 3 performance is used to answer such questions as: What width of the MI would be sufficient if a machine is designed? What is the best value of $m$ in the $O(\mathrm{mn})$ algorithm?

Two test examples, one containing 9 MOPs in a SLC, the other containing 56 MOPs in a SLC, are encoded on the Husson machine (10). The number of comparisons, $m$, and the limitation of the number of NOPs in one MI, $L$, are considered as the dependent variable in pass 3.

Different values of $m$ and $L$ are tested and the results are displayed in Table 6-2. As is seen, there is no change in the number of MIs when the value of $L$ is greater or equal to 4 and the average concurrent MOPs in one MI is 3. It seems that four MOPs is the limiting width of a MI for a microprogrammable machine. Beyond this number, data dependency among MOPs limits the compaction of MOPs into MIs.

Next, the value of $m$ is to be determined. Review Table 6-2 again. If the value of $m$ is set equal to the value of $L$, the number of compacted output MIs is very

Table 6-3. Testing $0(\mathrm{mn})$ Algorithm on the PDP11/40 Machine

| \# of $m$ | \# of MOPs reduced | \# of op |
| :---: | :---: | :---: |
| 3 | 38 | 153 |
| 4 | 38 | 153 |
| 5 | 38 | 153 |
| 6 | 38 | 153 |

. The number of IPs is 191.

- The width of MI is 2 .
. $m$ is the number of comparisons.
close to the number of optimized MIs when the value of $m$ is not limited. We conclude that the "best" peephole size of $m$ is twice the width of the MI.

Now, the example in section 6-1 is examined. The width of the MI which is determined from the FDM is two. We checked all 41 MOPs in the FDM and found that, at the most, two MOPs can be combined in the legal condition.

Different values of $m$ are tested in pass 3, as is. shown in Table 6-3. There is no change as the value of $m$ is greater than 4 (which is twice the MI width). The average number of concurrent MOPs in one MI is 1.24. Compare this value with the previous examples. It is significantly decreased. The reason for the decrease is that concurrency detection among MOPs is highly machine dependent. The last example is actually run on the

PDP11/40E, and the previous examples are based on Husson's abstract machine.

Pass 3 can produce $20 \%$ savings in the instruction count. Thus, this algorithm does better than the machine can support.

## 6-3 Conclusions

A translating system has been developed in this research to meet the goals set up in chapter one and run correctly on PDP11/40E. Some important features of this system are:

1) The FDM successfully plays the role of general model for all host machine information.
2) The $R A / D$ scheme handles the control flow interface problems and produces as great a savings as host machine constraints will permit in practice, e.g. the number of GPRs used in the machine limit machine performance.
3) The optimization (Compaction) algorithm can save up to $20 \%$ instruction count but is limited by the real machine, rather than the theoretical NP-complete bound.

From the performance evaluation, we have:

1) The width of a MI should not exceed 4. Beyond this value, data dependency will limit the compaction of NOPs.
2) The number of comparisons, $m$, in $O(\mathrm{mn})$ is twice the MI width. (Compare $O(m n)$ and $O\left(n^{2}\right)$, as $n$ is larger). Thus $m=8$.
3) The number of GPRs used in the machine is 8 to 10. Beyond this value, there will not be any significant change in the instruction count.
There are some limitations to this translation system, from the host machine constraint. If another host is used, the subroutines containing these limitations will be changed. Further, part of the system has not yet been programmed. The unfinished tasks and host limitations are described as follows:

## in pass 1:

1) There are some statements in IESG of IML that have not yet been programmatically decoded; for instance, the statements LOOP, NPY, and DIV.
2) To each simple IML code, there is a corresponding set of machine codes in the Macro Expansion Table (MET). Each machine code is taken directly from the Field Description Model (FDM). These FDM and MET are host machine dependent and provided by the user.

In pass 2:

1) The size of GPR and the algorithm used to compute the field value are machine dependent.
2) Algorithm $4-7$ is to determine $F S(I)$ when $\operatorname{SLC}(I)$
backward branches to SLC(K). There are two parts in this algorithm, denoted by extra case 1 and extra case 2, which have not been programmed.

In pass 3 :

1) From Chapter V. the MOPs used for the special purposes and some machine constraints can never make the parallelism detection rule of MOPs machine independent. This rule will be designed by the user when the other host is used.
2) The next microaddress determination is dependent on the host machine.
3) The loader used to load the VM benchmark into the host machine memory is machine dependent.

## BIBLIOGRAPHY

1. Agerwala, T. "Microprogram Optimization: A Survey," IEEE Trans. Comput., Vol. C-25, Oct. 1976, pp. 962-973.
2. Agrawala, A. K., and T. G. Rauscher. Foundations of Microprogramming Architecture, Software, and Applications, Academic Press, Inc., 1976.
3. Dasgupta, S. Parallelism in Microprogramming System, Ph.D. Thesis, University of Alberta, Aus. 1976, Tech. Rept., Dept. of Computing Sci.
4. Dasgupta, S., and J. Tartar. "The Identification of Maximal Parallelism in Straight Line Microprograms," IEEE Trans. Comput., Vol. C-25, 0ct. 1976, pp. 986-991.
5. Davidson, S. , and B. D. Shriver. "An Overview of Firmware Engineering," Computer, Vol. 11, No. 5, May 1978, pp. 21-33.
6. Dewitt, D. J. "A Control Word Model for Detecting Conflicts Between Microprograms," Proc. 8th Annu. Workshop on Microprogramming, pp. 6-13.
7. DeWitt, D. J. "A Machine Independent Approach to the Production of Optimal Horizontal Microcode," Ph.D. Dissertation, The University of Michigan, 1976.
8. Fuller, S. H., et al. PDP11/40E Microprogramming Reference Manual, Dept. Computer Sci., CarnegieNellon Univ., Jan. 1976.
9. Fuller, S. H., et al. The PDP11/40E Maintenance Manual, Dept. Computer Sci., Carnegie-Mellon Univ., June, 1977.
10. Husson, S. S. Microprogramming: Principles and Practice, Prentice Hall, Englewood Cliffs, New Jersey, 1970.
11. Lunde, A., G. Bell, D. Sieworek, and S. H. Fuller, "Empirical Evaluation of Some Feature of Instruction Set Processor Architecture," Comm. ACM 20, 3(March, 1977), 143-155.
12. Nalik, K. Optimizing the Design of a High Level Language for Microprogramming, Unpublished Ph.D. Dissertation, Oregon State University.
13. Malik, K., and T. G. Lewis. "Description of IML," Dept. of Computer Sci., Oregon State Univ. (unpublished paper).
14. Malik, K., and T. G. Lewis. "High Level Microprogramming Language," COMPCON, 1978, pp. 88-91.
15. Mallet, P. W., and T. G. Lewis. "Considerations for Implementing a High Level Microprogramming Language Translation System, " Computer, Vol. 8, No. 8, Aug. 1975, pp. 40-52.
16. Microdata 3200 Microprogramming Manual (preliminary), Revision 2, June 21, 1973.
17. Rannem, S., V. Hamacher, and S. Zaky. "Relating Small Computer Performance to Design Parameters," Infotech International, 1977, pp. 250-270.
18. Shriver, B. D. "A Description of the MATHILDA System," Dept. of Computer Sci. Report, Univ. of Arhus, Arhus, Denmark, April, 1973.
19. Tabendeh, M., and C. V. Ramamoorthy. "Execution Time (and Memory) Optimization in Microprograms," Preprints Supplement, 7 th Annu. Workshop on Microprogramming, pp. S19-S27.
20. Tsuchiya, M., and C. V. Ramamoorthy. "A High Level Language for Horizontal Microprogramming," IEEE Trans. Comput., Vol. C-23, Aug. 1974, pp. 791-802.
21. Tsuchiya, M., and M. J. Gonzalez. "An Approach to Optimization of Horizontal Microprograms," Proceedings of the Seventh Workshop on Microprogramming, Palo Alto, California, Sept. 1974.
22. Yau, S. S., A. C. Schowe, and M. Tsuchiya. "On Storage Optimization of Horizontal Microprograms," Preprints, 7 th Annu. Workshop on Microprogramming, pp. 98-106.

APPENDIX

## APPENDIX A

MACHINE INDEPENDENT

## INTERMEDIATE LANGUAGE

A program written in VMPL gets translated by the META-VMPL compiler into an abstract intermediate language (IML). The various statements of the intermediate language are discussed here. In discussing the intermediate language, reference to VMPL statements has been made, since IML is highly dependent on VMPL.

## INTRODUCTION

Basically there are two kinds of statements in IML. One group is associated with the declaration statements of VMPL and is known as the intermediate information statement group (IISG). The other group is associated with the actual executable statements of VMPL and is known as the intermediate executable statement group (IESG). I will now discuss both these groups in detail.

## IISG

An IISG statement is made up of five objects. The basic format of the statement:

DECLARATIONTAG IDENTIFIER, DIMENSION, LENGTH, OTHERINFORMATION where

A uniform numbering system for the tags has been adopted. Assuming the tag is of the form $c \beta \gamma$ then.


Examples:
OOD Wordsize
221 Global permanent memory
214 Global temporary flag
OOH Block code starts

## OTHERINFORMATION

This is only associated with a few tags. Since its format for each of them varies, so they will be discussed individually.
a) $005-\mathrm{N}_{1}, \mathrm{~N}_{2}, \mathrm{~N}_{3}$

The tag indicates that this is a field declaration. $N_{1}, N_{2}$ and $N_{3}$ are integer numbers and are the three numbers associated with the FIELD declaration of VMPL.
b) $2(2 / 1) 3-S_{1}, S_{2}, S_{3}, S_{4}$

The tag indicates that this is a stack pointer (PSTACK) declaration and the other information i.e.
$S_{1}, S_{2}, S_{3}, S_{4}$ indicates the push-pop sequence associated with the stack. $S_{1}, S_{2}, S_{3}$ and $S_{4}$ are all distinct symbols and can be $\uparrow, \downarrow,+, \ldots$
c) $2 / 2 / 1) 9-\alpha$

The tag indicates an EXTERNAL variable. $\alpha$ can be a ' $p$ ' indicating an external procedure or it can be an ' $F$ ' indicating it is an external flag.
d) $2(2 / 1)-\beta$

The tag indicates a global flag declaration. $\beta$ can be 0 - None of the others, a general flag
1 - Indicates special flag C - carry.
2 - Special flag 0 - overflow
3 - Special flag N - negative
4 - Special flag 2 - zero
IESG
The IESG statements are based on quadruples with an operation and three operands. All three operands are optional in that some statements have none, some one, some two and some all three operands. First the overall format is discussed and then the individual statements are discussed.

FORMATS
A label starts in column 1 and always exists by it self in a line. A star (*) in the first column indicates a continuation of the previous statement. It is only used
for translating two types of VMPL statements. If the line with the star is empty it indicates the end of the continuation. All other statements start in column 7 or 8 . The various column designations are:

$$
\begin{aligned}
& \text { 8-14 Operation } \\
& 17-23 \text { operand one } \\
& 26-32 \text { Operand two } \\
& 35-41 \text { Operand three } \\
& 42-46 \text { Flag settings } \\
& 7,25 \text { 0peration modifiers } \\
& 16,25,34 \text { operand modifiers }
\end{aligned}
$$

OPERATION MODIFIERS
The two operation modifiers are:
\% - indicates that the arithmetic operation is to be done according to the mode (1's or 2's) declared in the ARITHVETIC declare statement (tag - OOE).

1 - indicates that the flags (host) are to be set and will be used by the following statement.

## OPERAND MODIFIERS

The operand modifiers are:

-     - indicates the operand is a bit operand. The format of the operand is:

ID, NUMBER
where NUNBER refers to the bit of ID in question.
/ - indicates concatenated operand. The format of the operand is:

$$
\mathrm{ID}_{1}, I D_{2}
$$

where $I D_{1}$ and $I D_{2}$ are identifier names.

+     - indicates the temporary (operand) is needed.
-     - indicates the temporary is not needed.
$C$ - indicates a (constant) integer is the operand.
$P$ - indicates the operand is a parameter identifier.
$T$ - label for first branch in IF-THEN-ELSE statement.
E - label for second branch in IF-THEN-ELSE statement.
G - label for a GOTO statement.
F - label for a FOR statement.
L - label for a LEAVE statement.


## STATEMENTS

There are seven classes of statements. Each class is treated separately.
1 - This class has as its OPERATION either an arithmetic or a logical operation. The general form:

OPERATION SRC1 SRC2 DEST
and it means:
DEST $\leftarrow$ SRC1 (OPERATION) SRC 2
The operations available are:
ADD, SUB, MPY, DVD, AND, OR, XOR
The not operation has the form
OPERATION SRC1 DEST
and it means
DEST $\leftarrow($ OPERATION $)$ SRC 1
2 - There are only two statements in this class which have the operation SHL (shift left) or SHR (shift right). The format is:

OPERATION SRC1 COUNT, (1/0) DEST
meaning 1 or 0 and store the result in DEST.
3 - These statements are for reading and writing into the variable NEMORY of VMPL. The operations are RNOVE
(read from) and WMOVE (write into). The format is: OPERATION SRC1 SRC2 DEST
which means:
if operation is RMOVE
DEST $\longleftarrow$ SRC1 (SRC2)
else if operation is WNOVE
SRC1 (SRC2) ↔DEST
4 - This class deals with the various branch operations.
a. - COMP SRC1 SRC2
is done to set various host flags. The operation requires us to do:

SRC1 - SRC2
along with the flag settings.
b. - The direct branch statement is:

BRCH label
meaning go to the label.
c. - Testing flags which usually follows the COMP
statement is of the form:
OPERATION *FLAG LABEL
where operation can be CONDF (condttion is false)
or CONDT (condition is true). The statement
means to branch to the label based on the setting of the flag and the operation, i.e.,

CONDF G ZETA
means go to ZETA if C (carry) is not set.

5 - This class includes the following statements:


FD is declared in IISG as a set of integer numbers. N1, N2, and N3. The 'EXTR' stmt means bit positions N1 through N2 of SRC1 are extracted and shifted right/N3/ bits if N3 is negative, otherwise, shifted left /N3\% bits.
6 - This contains two statements which are translated from the FOR and SELECT statement.
a. - LOOP SRC1 SRC2 SRC3
means

means
SELECT (SRC1, SRC2) FROM;
(SRC3, Label 1);
(SRC4, Label 2);
ENDSELECT;

7 - The statements in this class are:
a - HALT means halt
b - XEQ SRC1 PAR1

* PAR2
* 

means
EXECUTE SRC1 (PAR1, PAR2)
c - RET means return from the sub-procedure.


X $\qquad$ X $\qquad$

* Flag can also be a bit variable and will be of the form, - SRC1, SRC2 which means that a reference is made to the SRC2 bit of SRC1.

APPENDIX B

The FDM of PDP11/40

FIELD(1):RIF(0:?)
FIELO(3):SBAM[17)
FIELO(E):SBM(16:191
FIELO(T):SPS (29:31)
FIELD\{9): EUS[36:38]
FIELD(11):WR(42:43)
FIELD(13): XUPF + UPF $48: 59$ )
FIELD(15):LML[64:67]
FIELD(17): SC(72:75)
FIELU(19) :CD(401431
FIELO(21) \& CLKOFF[45]
MOP 1 ADO 1 GOR

FIELO(2):SマX[4:7]
FIELU(4):S]M[14:15]
$\rightarrow$ FIELD(6):SALU(24:23]
FIELO(R):7AD[32:35]
FIELD(10): CEA[39]
FIELD(12):CLK(4E:47)
FIELD(14):3EST+MSC[59:63]
FIELD(16): RML[69:71]
FIELD(19): EMIT[6+179]
FIELD(20):CB[41]
FIELD(22):PPE[77]

FIELO 1 WILL BE CETERMINED BY GPR

| FIELD | $2=$ | 1 |
| :--- | ---: | ---: |
| FIELD | $5=$ | 0 |
| FIELO | $6=$ | 9 |
| FIELD | $12=$ | 2 |

FIELD 13 WILL BE DETERMINEC EY NEXT ADOR
FIELO $19=1$
the rest fielos are not useg
MOP 2 SUB 2 GPR $\quad B \quad$ P2

FIELD 1 WILL BE DETERMINEC BY GPR
FIELD $2=1$
FIELD $5=0$
FIELD $6=6$
FIELO $\quad 8=8$
FIELD $12=2$
FIELD 13 WILL BE CETERMINED BY NEXT AOOR
FIELD $19=1$
THE REST FIELDS ARE NOT USED
$\begin{array}{lllllll}\text { MOP } 3 \text { AND } & \text { FGOR } & \text { B } & 0 & \text { P2 }\end{array}$
FIELD 1 WILL BE CETERMINED BY GPR
FIELO $2=1$
FIELO $\quad 5=\quad 0$
FIELD $\quad \sigma=27$
FIELS $12=2$
FIELD 13 WILL BE CETERMINEO BY NEXT ADOR
FIELD 19= 1
THE REST FIELDS ARE NOT USED
MOP 4 OR $\quad$ *GPR $\quad$ B $\quad 0 \quad$ P2
FIELO 1 WILL BE CETERIINE[ BY GPR
FIELO $2=1$
FIELD $5=\quad 0$
FIELO $\quad 6=30$
FIELO 12= 2
FIELD 13 WILL EE DETERMINED BY NEXT AJOR
FIELO 19= 1
THE REST FIELDS ARE NOT USEO
MOD 5 SUB1 $\quad$ FEAIT $\quad$ B $\quad$ P2
FIELD $5=0$
FIELO $6=6$
FIELO $8=8$
FIELD $12=2$
FIELO 13 WILL EE DETERMIVED ay NEXT ADOR
FIELO $14=1$
FIELD 18 WILL BE CETERMINET EY EMIT
FIELD 19= 1

MOP
$E$
$X \cap R$
*GOR
כ
FIELD 1 WILL $B E$ EETE $\mathcal{C M I N E D} 3 Y$ GPE
FIELD
FIELD $\quad 5=0$
FIELD $6=22$
FIELD $12=2$
FIELD 13 WILL BE CETERMINED GY NEXT ADOR
FIELD $19=1$
the rejt fielos are not used
MOP 7 INC 7 GPR $\quad$ O
FIELD 1 WILL EE CETERMINED $3 Y$ GPR
FIELD
FIELD
FIELD $\quad 8=\quad 8$
FIELD $12=2$
FIELD 13 WILL BE DETERMINER EY NEXT ADDR
FIELD $19=1$
THE REST FIELDS ARE NOT USED
MOP 8 NOT 8 GPR 0 P?
FIELJ 1 WILL EE CETERMINEC BY GPR
FIELO $\quad 2=1$
FIELO $\quad 6=16$
FIELO 12= 2
FIELD 13 WILL EE CETERMINEC BY NEXT ADJR
FIELD 19= 1
$\begin{array}{lll}\text { THE REST FIELOS ARE NOT USED } \\ \text { MOP OEC } & \text { GOR D2 }\end{array}$
FIELD 1 WILL BE CETERMINED 3Y GPR
$\begin{array}{lll}\text { FIELD } & 2= & 1 \\ \text { FIELD } & 6= & 15\end{array}$
FIELD 12= 2
FIELD 13 WILL BE CETERMIVEC BY NEXT ADOR
FIELD 19= 1
THE REST FIELDS ARE NOT USED
MOP 10 CLR $\quad \mathrm{P}$ 2

FIELD $6=19$
FIELO $12=12$
FIELD 13 WILL RE DETERMINEC $3 Y$ NEXT ADDR
FIELD 19= 1
THE REST FIELDS ARE NOT USED


FIELO 1 WILL BE CETERMINEE SY GPK
FIELD $2=1$
FIELD $4=\quad 0$
FIELO $12=1$
FIELO 13 WILL BE DETERMINE[ BY NEXT ADTR
FIELO $20=1$
THE REST FIELDS ARE NOT USED
MOD 13 MOVER $\because G P R$ PA P1
FIELO 1 WILL BE CETERMIVEEBY GPR
FIELD $\quad 2=1$
FIELD $\quad 3=\quad 1$
FIELO $10=1$
FIELD $12=1$
FIELO 13 WILL EE CETERMINEC SY NEXT ADJP
the rest fielos are not used

```
MOP
FIELD 1 WILL BE CETEFMINEC GY GFR
FIELD 2= 1
FIELD 6= 0
FIELO 12= 2
FIELO 13 WILL BE CETEQMINES GY NEXT ADOZ
FIELD 19= 1
the rest fields afe not used
MOD 15 MOVE4 UNIBUS 15 FPR P1
FIELD 1 WILL BE CETEKMINED BY GPR
FIELD 2= 1
FIELD 4= 1
FIELD 11= 3
FIELD 12= 1
FIELD 13 WILL EE DETERMINEC BY NEXT ADDR
THE REST FIELDS ARE NOT USED
MOP 16 MOVE5 D FGPR O3
FIELO 1 WILL BE DETERMINED BY GPF
FIELD 2= 1
FIELO 4= 2
FIELO 11= 3
FIELO 12= 3
FIELD 13 WILL EE CETERMINED BY NEXT ADJR
THE REST FIELDS ARE NOT USED
MOP 17 MOVEG *EYIT D P2
FIELO 6= 0
FIELD 12= 2
FIELD 13 WILL EE DETERMINED BY NEXI ADOR
FIELD 14= 1
FIELO 18 WILL BE DETERMINEJ BY EMIT
FIELD 19= 1
THE REST FIELJS ARE NOT USED
MOP 18 MOVET FEMIT P P P
FIELD 4= 0
FIELD 12= 3
FIELO 13 WILL EE DETERMINEO SY NEXT ADDR
FIELO 14= 1
FIELD 18 WILL EE DETERMINEO BY EMIT
FIELD 20= 1
THE REST FIELDS ARE NOT USED
MOP 19 PUSH1 *GPR TOS P2
FIELD 1 WILL BE CETERMINET BY GPR
FIELO 2= 1
FIELO 4=, 0
FIELO 12= 2
FIELD 13 WILL BE CETERMINEC BY NEXT ADOR
FIELO 14= 8
FIELD 22= 1
THE REST fiELDS ARE NOT USED
MOP 20 PUSH2 *EYIT POS P1
FIELD 12= 1
FIELD 13 WILL EE DETEZMINEL BY NEXT ADOR
FIELD 14= 4
FIELO 18 WILL BE DETERMINED BY EMIT
FIELD 22= 1
THE REST FIELOS ARE NOT USED
MOP 21 PUSH3 PS TOS P3
FIELO 4= 0
FIEL? 7= 6
FIELD 12= 3
FIELD 13 WILL EE CETERMINEC BY NEXT ADDR
FIELD 14= 8
FIELD 22= 1
```

```
MOP
FIELO
22
POP
FIELD 12= 2
FIELD 13 WILL be DFTEPMINEJ EY NEXT ADOP
FIELD \(14=6\)
FIELD 15= 15
FIELD \(16=15\)
FIELD 17= 0
FIELO \(19=1\)
FIELO \(22=1\)
THE REST FIELOS ARE NOT USED
\begin{tabular}{llllll} 
MOP 23 & LMASK & TOS & PT & B
\end{tabular}
FIELD \(\quad 4=0\)
FIELD \(12=3\)
FIELO 13 WILL \(\operatorname{se}\) CETERMINEC BY NEXT AODR
FIELD 14= 6
FIELD 15 WILL EE DFTERMINED BY CT-01
FIELO \(16=15\)
FIELD 17= 0
FIELO \(20=1\)
FIELD \(22=1\)
THE REST FIELDS ARE NOT USED
MOP 24 RMASK TOS SCT 1 B
FIELO \(\quad 4=0\)
FIELO 12= 3
FIELD 13 WILL EE DETERMINED BY NEXT AJJR
FIELO \(14=6\)
FIELD 15= 15
FIELD 16 WILL BE DETERMINED BY CT-01
FIELO 17= 0
FIELO \(20=1\)
FIELO 22= 1 -
the rest fielos are not used
MOP 25 FLAG \(\mathrm{C}, \mathrm{V}, \mathrm{N}, \mathrm{Z} \quad\) P1
FIELO \(\quad 7=\quad 3\)
FIELD 12= 1
FIELD 13 WILL BE DETERMINEC BY NEXT AODR
THE REST FIELDS ARE NOT USED
MOP 26 BPCH *LABEL
FIELD \(12=1\)
FIELD 13 WILL BE CETEKMINEC BY LABEL
THE REST FIELOS ARE NOT USEO
MOP 27 RSMK TJS SFF,LL,CTD P2
\(\begin{array}{cr}\text { FIELD } & 6= \\ \text { FIELD } & 12=\end{array}\)
FIELD 13 WILL BE CETERMINEC BY NEXT ADDR
FIELO \(14=6\)
FIELO 15 WILL EE DETERMINED BY LL-CT \(1+9\)
FIELD 16 WILL BE CETERMINED BY 15-FF+CT~15-9-9
FIELO 17 WILL EE DETERMINEC BY CT
FIELD 19= 1
FIELD 22= 1
THE REST FIELDS ARE NOT USEO
MOP 2R LSMK TOS SFF,LL,CT D P2
FIELD \(\quad 6=0\)
FIELO \(12=2\)
FIELD 13 WILL EE CETERMINEC BY NEXT AODR
FIELO \(14=6\)
FIELD 15 WILL EE CETERMINEJ BY LL+CT
FIELD 16 WILL BE CETERMINED BY 15-FF-CT
FIELD 17 WILL BE CETERMINED BY 16-CT
FIELO 19= 1
```

THE REST FIELOS ADE NO USED


$\begin{array}{lll}\text { FIELO } & 5= & 0 \\ \text { FIELD } & 6= & 30\end{array}$
FIELD $12=2$
FIELO 13 WILL BE DETERMINEO BY NEXT ADDR
FIELO $14=6$
FIELD $15=15$
FIELO 16 WILL BE DETERMINEO BY 15-CT
FIELD 17 WILL EE DETERMINED BY 16-CT
FIELD 19; 1
FIELD 22= 1
THE REST FIELOS ARE NOT USED

| MOP 34 | ORSM TOS,CT | B | P2 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

FIELD $\quad 5=0$
FIELD $\quad 6=30$
FIELD $12=2$
FIELO 13 WILL EE DETERMINEO BY NEXT ADOR
FIELD $14=6$
FIELD 15 WILL BE CETERMINEO BY 15-CT
FIELD $16=15$
FIELD 17= 0
FIELD 19= 1
FIELO 22= 1
THE REST FIELDS ARE NOT USED
MOP 35 MOVE9 FGPR D D
FIELD 1 WILL BE CETERMINEC GY GPR
$\begin{array}{lll}\text { FIEL } & 2= & 1 \\ \text { FIELD } & 6= & 0\end{array}$
FIELO $\quad 9=\quad 5$

```
FIELO 12= 2
FIELD 13 WILL ES [ETEPMINEC BY NEXT ADJR
FIELD 19= 1
FIELD 21= 1
THE REST FIELDS ARE NOT USED
MOP 36 MOVEI1 *VAR BA P1
FIELD 3= 1
FIELD 9= 1
FIELD 10= 1
FIELD 12= 1
FIELO 13 WILL EE DETERMIVED BY NEXT ADJR
FIELO 14= 1
FIELD 18 WILL BE CETERMINE! BY VAR
FIELD 21= 1
THE REST FIELJS ARE NOT USED
MOP 37 MOVE12 FVAR PA P1
FIELO }3=
FIELO 10= 1
FIELO 12= 1
FIELD 13 WILL EE DETERMINEJ BY NEXT ADOR
FIELO 14= . 1
FIELO 18 WILL BE CETERMINEC BY VAR
THE REST FIELDS ARE NOT USED
MOP 38 MOVE1O *VAR D D 
FIELD 6= 0
FIELO 12= 2
FIELD 13 WILL EE DETERMINED BY NEXT AJOR
FIELD 14= 1.
FIELD 1B WILL BE DETERMIVEC BY VAR
FIELD 19= 1
THE REST FIELDS AFE NOT USED
MOP 39 CALL * LABEL P2
FIELD 12= 2
FIELD 13 HILL BE DETERMINEE BY NEXT ADDR
FIELD 14= 3
FIELD 18= 0
FIELO 22= 1
THE REST FIELDS ARE NOT USED
MOP 40 RETURN RETADR EUGC P2
FIELO 12= 2
FIELD 13 WILL BE CETERMINEC BY NEXT ATJR
FIELD 14= 7
FIELO 15= 15
FIELD 16= 15
FIELO 17= 0
FIELO 22= 1
THE REST FIELDS ARE NOT USED
MOP 41 PUSH P1
FIELD 12= 1
FIELD 13 WILL EE [ETERMINEO BY NEXT ADOR
FIELD 14= 11
the REST fIELDS AfE NOT USED
```


## APPENDIX C

The MET of PDP11/40

EXAMPLE OF MAJRO EFANSION TABLE OF FDF11／40

SIMPLE IML CODE TAGD SRC1 SPCZ DEST
the GORFESfCNJING MOFS

| MOVE1 | SRC2 |  | 3 |
| :--- | :--- | :--- | :--- |
| ADD | SRC1 | 3 | 0 |
| MOV 55 | $D$ |  | OEST |

SIMPLE IML COJE
AND SRO1 SFCZ OEST
THE こJKRESFONJING MODS

MCVE1 SRC2
AND MOVE5

SRC1
$\square$

$$
F \longrightarrow A+B
$$ FLAS

SIMPLE IML CJDE
NOT JRCI JEST
THE こORRESPGNJING MOFS

VOT SRCI
MCVE5
D

```
〕
DEST
```

SIMPL E IML COJE PSJS SRCI SECZ DEST
THE CJREESDDNJING MOFS

| MOVE1 | SRC2 |  | 3 |
| :--- | :--- | :--- | :--- |
| SUE | SRC1 | 5 | 0 |
| MOVE5 | 0 |  | JEST |

SIMDLE IML COJE
KOO SRC1 JRCZ DEST
THE COKRESOOHOING MOPS

| MCVE1 | SRこ2 |  | 3 |
| :--- | :--- | :--- | :--- |
| XOF | SRE1 | O | 3 |
| MOVE5 | 7 |  | JEST |

SIMDL $\sin$ COJE
OF SRL1 SRC2 OEST
THE SOKFESFONOING MOFS
$\begin{array}{llll}\text { YOVE1 } & 52 C 2 & & 3 \\ 2 R & S 2 C 1 & 3 & 0\end{array}$
yOVES 3 0ミらT

SITPLE INL COJE
SHR SRC 5，1 JEST
THE OJKEESPGNJING MCPS

$$
245+2 \quad 55535
$$

-MASK

- USH1

JRS4
YOVE5
D
TOS. 5
TOS

SIMDLE IML COJE
SHL SRC OEST
THE CJKRESTCNUING MOFS

| PUSH2 | 55535 |  | TOS |
| :--- | :--- | :--- | :--- |
| LMASK | TOS | 0 | 3 |
| PUSH1 | SRC |  | TOS |
| ORLSY | B | TOS,6 | 0 |
| MOVES | 0 |  | DEST |

SIHPLE INL CODE
SHL SRC
3,0
DEST
THE GORPESPONJING MCFS

| PUSH1 | SPC | TOS |
| :--- | :--- | :--- |
| LSMK | TOS | NEWCHARAOOD |
| MOVES | 0 | OEST |

SIMPLE IML COJE
StK SRC 4,0 OEST
THE CJFRESCONJING MCDS
PU-H1
RSMR
3R0 MOV 50
NEWCHARA 310 DEST

SIAPLE IML COJE
PMOVE MEM SRC DEST
THE OJRFESPONDING MCFS $\begin{array}{lll}\text { YOVE3 } & \text { SRC } & \text { BA } \\ \text { YCVE4 } & \text { UNITUS } & \text { DEST }\end{array}$

SIMDL E IML COOE
WMOVE MEM SRC DEST
THE JJTRESDONOING MOPS
YOVE2 SRC
BA
YCVE9 DEST
0
voos

SIADE IML COJE
[EC SRU1
IHE CORRESOUROING MLOS
3Eべ SRO1
MCVES
0
3201

SIMPLE IML OOJE
SET SRCI

```
SIMFLE IML COOE
    INC SRC1
```

THÉ こJKRESDONJING MOFS
INC SRC1 D
MCVES D
SRC1

SIHDLE IML COJE
CLR SRC1
THE CUKFESPONJING MCPS

こLQ D
YOVES 3
0
0
SRC 1

SIMPLE IML COJE
YUVE SQCT JEST
THE JJFFESFONJING MOOS
move3 YOVES
SRC 1
5
oESt

SIMDLE IML OOJE
EXTR CRNTPG SRC DEST
THE COKRESPCNJING MOPS DUSH1 SPO RSMK TOS MOVES D

GRNTPG D DEST

SIMPLE IML CODE
TCOMP SRC1 TEST
THE CORFESDONJING MOPS

MOVE1 JEST
SUE SRC1 FLGS

Simple iml coje
TCOMO Sマu1 C3
THE CORFESPONJING MCES

| MOVE7 | 8 | B | B |
| :--- | :--- | :--- | :--- |
| SUE | $S R 1$ | B | 0 |

うエリPLミIN：ここうE
ECNDF •EPC，T ELAFEL？
THE CJFEESDCNOING MOES
FUoH1
520
TOS
RMムラく1 TOS
XUPF $\quad .031$
3FO LABEL？O．0J2

THE CORFESPONDING MCDS

| PUSH3 | FS |  | TOS |
| :--- | :--- | :--- | :--- |
| RMASK1 | TOS | 3 | IUSC |
| NOJD | XUPF | 0.002 |  |
| SRCH | LABEL？ | 0.002 | 1 |

SIMPLE IML CJJE


SIMPLE IML CJJE
CCNDT ．ミマ， 8 LLABEL4
THE COKRESPO：OING MOPS ZUSH1 SR RMLEK1 TOS OS 8
？03 NOOS

XIJPF
3
EUSC
JUMD LAEFL4 P． $004+1 \quad 1$

SIMDLE IML COJE
ERCH LLAEEL
THE CJRRESPCNJING MOPS ERCH LABEL

SIMPL E IML CODE

SIAPLE IrLL OOJE SUOR

THE CJRRESEONJING MOPS
Fust
こALL SUBR
SIMOLE INL COJE

THE COKRESDONDING MCDS
RETUEN RETAD?
VOOP1 XUPF
3
EU3C
$\qquad$

## APPENDIX D

Case Where Virtual Machine Word Size
is Integer Multiple of
Host Machine Word Size

AFFENOIX D
THE VM WOROSIZE IS 32 EITS AND THE HM IS 15 BITS.TO SOLVE THIS KIND OF WOPDSIZE DIFFERENCE PRCBLEM, THE VARIABLE BASEC ON THE $=$ VM WORJSITE HAS TO BE EINOEJ INTO SEVERAL VARIABLES BASEJ ON THE HM HJROSIZE. THEN, THE IML STATEMENT WHICH THE VARIABLES AFE DECLAREO IN THE VM HORDSIZE IS EXPANJED INTO A SET OF IML statements which the variables are based on the hm horicilze. IN THIS EXAMPLE, THE LOWER 16 BITS OF VARIABLE,AQ, IS EENOTED BY AEO, AND THE HIGHER 16 BITS OF THE VARIABLE IS DENOTED EY AB1.

THIS IML CODE IS BASED ON IM WUROSIZE ACO 43 CO EF


THIS IML CODE IS QLSED ON VM WORDSIZE
AND
4B
CO
EF

THE FOLLOWING IML CCOES ARE EASED ON HM WJRCSIZE AND AEG CDO EFO ANO $A B 1 \quad$ CO1 EFI

THIS IML CODE IS EASED ON IM WOROSIZE
XOR AE CO EF
THE FOLLCWING IML CCLES $\triangle R E$ BASED ON HY WOROSIIE

| XOR | $A B O$ | $C D O$ | $E F O$ |
| :--- | :--- | :--- | :--- |
| $X C R$ | $A Q 1$ | $C D 1$ | $E F 1$ |

THIS IML CODE IS RASED ON VM WORDSIZE
OF AB CO EF
THE FOLLCWING IML CCJES ARE EASED UN HM WORDSITE
OR
OR
AE1.
CDO
CO
EFO
OR AE1 CDI EFI

THIS IML CODE IS QASED ON VM WUPOSIZE
SUB AE CD EF
THE FOLLOWING IML CCDES ARE BASED ON HM WORCSIZE
$\begin{array}{lll}\text { HLT COC } & \text { COO }\end{array}$
NOT $\quad$ COI
CD1

+ INC CDO
CONDF C L.OCZ
INC
L. 002 +ACO A 90 CONDF $C$ INE ......AB1
L.JOW ACD

AB1
631
EF 1

NOT AB
THE FJLLOWING IML CCDES ARE BASED ON HM WORDSIZE

| NOT | $A E C$ | CDO |
| :--- | :--- | :--- |
| NGT | $A E 1$ | CD1 |

THIS IML CODE IS EASED ON VM WORDSIZE
RMOVE MEM AB CD
IHE FOLLOWING IML CCDES ARE BASED ON HY HORCSIZE
FMOVE MEM ASO CDO RMOVE MEM $\quad \triangle B 1 \quad$ COI

IHIS IML COOE IS QASED ON VM WORDSIZE
WMOVE MEM AB CD

THE FOLLOWING IML CODES ARE BASEO ON HM WJRDSIZE WMOVE MEM ABO CDO WMOVE MEM AB1 CDI

THIS IML CODE IS BASED ON VM WOROSIZE
CLE AB
THE FOLLCWING IML CCDES ARE BASED ON HM WOROSIZE

$$
\begin{array}{ll}
\text { CLR } & A E O \\
\text { CLR } & A E 1
\end{array}
$$

THIS IML COOE IS GASED ON UM WORDSIZE
DEC
A

THE FOLLOWING IML CODES APE QASEU ON HM WOROSITE
TDEC ABO
CONDF C L.OOG
INC AQ1
L.OOG DEC AE1

THIS IML CODE IS EGSED ON IM WOROSIZE SET AB.
THE FOLLOWING IML COLES ARE EASED ON HM WORCSIZE SET ABC SET AE1

THIS IML CODE IS EASED ON VY WORDSIZE
MCVE
$A Q \quad C D$

THE FOLLCWING IML CCOES ARE BASEO ON HM WORDSIZE

| MOVE | $A E C$ |
| :--- | :--- |
| $M O V E$ | $A E 1$ |

THIS IML COOE IS EASED ON VM WORJSILE
MCVE
C1234
CO

THE FOLLCWING IML CCDES APE SASEO ON HM WJRESIZE
MCVE C1234 COO
MOVE CO COI

THIS IML COOE IS EASED ON IM WORESIZE MOVE C1234567 CD

```
THE FOLLOWING IML CCOES ARE BASEJ ON HM WORDSIZE
    MCVE C54919 CDO
    MOVE C19 CD1
```

THIS IML CODE IS gASED ON VM WOROSIZE
INC
AB
the follcwing iml codes are based on hm wordsize
$\rightarrow$ INC AEC CONDF C L.OOG INC AR1
L.OOG INEXT IML)


THIS IML COOE IS BASED ON JM WORDSIZE
CONDF ASE,4 LABEL?
THE FOLLOWING IML COCES ARE BASED ON HM WORESIZE
CCNDF .AQC,4 LABEL?

```
THIS IAL CODE IS EASED ON VM WOKDSIZE
    CONOT AAR,23 LABELI
THE FOLLOWING IML CCOES ARE BASEO ON HM WOROSITE
    CONDT .AB1,7 LASELI
```

THIS IML COOE IS EASED ON VM WOROSIZE
SHR AR 19.1 CD


THIS IML COUE IS QLSED ON VM WJFOSIZE
SHE $A B \quad 13,3 \quad C D$
THE FOLLOWING IML CCDES ARE BASED ON HM WORCSIZE
$\begin{array}{llll}\text { SHR } & A B 1 & 2,0 & C D O\end{array}$
MCVE CO CDI

THIS IML CODE IS QASEJ ON VM WOKDSIZE
SHR $\quad 49$ 5,0 CD
THE FOLLCWING IML CODES ARE GASED ON HY WJROSIZE
SHR ASO 5,0 CDO
EXTR
CHAFAOO
431
COO
OR
COI
CJO
CDI
SHR AE1 5,0 CO1

THIS IML CODE IS EASED ON VM HORDSIZE -
SHR $A E$ S, 1 CD
THE FOLLOWING IML CCOES ARE BASEU ON HM WOROSIZE
SHR ABO 6,0
EXTR CHAFAOI 431 CDI
$\begin{array}{llll}\text { OR } \quad C 01 & 000 & 000\end{array}$
$\begin{array}{llll}\text { SHR } & A B 1 & 5,1 & \text { CO1 }\end{array}$

THIS IML CODE IS EASED ON UM WORDSIZE
SHL
AE 5,0
CO

THE FOLLCWING IML CCDES ARE BASEJ ON HM WJPCSIZE
SHL AR1 5,0 CO1

| SHR | $A 00$ | 11,0 | $C D O$ |
| :--- | :--- | :--- | :--- |
| $O F$ | $C D 1$ | $0 D O$ | $C D I$ |

$\begin{array}{llll}\mathrm{SHL} & 490 & 5,0 & \mathrm{COO}\end{array}$

THIS IML CODE IS JASED ON VM WOROSIZE
SHL $A Q \quad 6,1 \quad C O$
THE FOLLOWING IML CCOES AZE BASED ON HY WORDSITE
SHL AB1 6,0

| $S H R$ | $A B O$ | 10,0 | $C O O$ |
| :--- | :--- | :--- | :--- |
| $O F$ | $C O 1$ | $C O O$ | $C D 1$ |

SHL $49 C \quad 5.1 \quad$ CDO

THIS IML CODE IS EASED ON VM WORUSIZE
SHL AB 13,0 CO
THE FOLLCHING IML CCOES ARE BASEU ON HM WORDSIZE SHL $\quad A E D \quad 2,0 \quad \mathrm{COL}$ MOVE CO CDO

THIS IML COOE IS EASED ON VM WORDSIZE
SHL $A B \quad 19,1 \quad C D$
THE FOLLOWING IML COOES ARE BASES ON HY WORESIZE
SHL AQE $\quad 2.1 \quad \mathrm{CO1}$
MCVE C65535 000

THIS TML CODE IS BASED ON VM WORDSIZE
EXTR CHARI 13 CD
THE FOLLOWING IML COCES ARE EASEO ON HM WOROSILE
EXTR CHAFAOZ ABO COO MCVE co

```
THIS IML CODE IS QASED QN VM WOROSIZE
    EXTR CHAR2 AB CD
THE FOLLOWING IML CCDES ARE BASED ON HM WORDSIZE
```

EXTR
CHARAO
AB1

```
ON HM WORDSIZE
MOVE CO
CDO
```

THIS IAL CODE IS QASED ON IM WORDSIZE
EXTR CHAR3 AB CO
THE FOLLCWING IML CODES ARE EASED ON HM WOROSIZE
EXTR
CHAFAD 4 A30
CDO

EXTR CHARAOS AB1 CDI

THIS IML CODE IS GASED ON VY WOROSIZE
EXTR
CHAR4
AB
CO

IHE FOLLCWING IML CCDES ARE BASED ON HM WORDSIIE
SHR APO 5,0 TEMPO
EXTR CHARADG AS1 TEMP1
OR TENPI TEMPO TEMPD
SHR AD1 5,0 TEMP1
EXTR CHAFADE TEMFO CDO
EXTR CHARAOG TEMP1 CDI $\qquad$

THIS IML CODE IS QASEJ ON VY WORDSIZE
EXTP
CHAF5
13
CO

THE FOLLOWING IML CODES ARE BASED ON HM WOROSIZE

| SHL | $\angle Q 1$ | 7,0 | TEMP1 |
| :---: | :---: | :---: | :---: |
| SHR | $4 Q 0$ | 9,0 | TEMPO |

OR TEMFI TEMPO TEMPI

SHL ABO T,0 TEMPO
EXTR CHAFAII TEMPI CD1
MOVE CO CDO

| CHAR1 | 14 | 3 | 0 |  |
| :---: | :---: | :---: | :---: | :---: |
| CHAR2 | 27 | 19 | 0 |  |
| CHAR3 | 28 | 12 | 0 |  |
| CHAP4 | 25 | 14 | -5 |  |
| CHARS | 21 | 14 | 7 |  |
| CHARAOD | 4 | 0 | 11 |  |
| CHARAO 1 | 5 | 0 | 10 |  |
| CHARAO2 | 14 | 3 | 0 |  |
| CHARAO 3 | 27 | 19 | 0 |  |
| CHARAD 4 | 15 | 12 | 0 |  |
| CHARADS | 12 | 0 | 0 |  |
| CHAPAO 6 | 4 | C | 11 |  |
| CHARAO 7 | 20 | 9 | 0 |  |
| CHARAO 8 | 15 | 9 | 0 |  |
| CHARAJ 9 | 4 | 0 | 0 |  |
| CHARA10 | 28 | 21 | 0 |  |
| CHARA11 | 26 | 21 | 0 |  |

## APPENDIX E-1

IISG of Emulator PDP8

```
004 PIP8
000,,,12
OOE TWO
221 MEM,4095,12
220 ACCM,,12
220 PC,,12
220 MAR,,12
210 IR,,12
210 MJP,,12
210 OPCO,,3
214 LNK,,1,1
229 IOINST,,,P
229 OATASW,,12
005 ODCODE,,,9,11,-9
005 GRNTPG,,,7,11,0
005 PGEAJF,,,O,E,0
005 2OTFLC,,,1,3,-1
005 OSC,,,3,8,-3
035 OSB,,,0,2,0
306 C
OOE PROGRAMSTAPT
OOF INF
206 MEM
205 IR
206 DC
OOF INSTJO
206 IR
200 JPCO
OOG EFTADR
207 YEM
207 IR:
207 口O
203 MAR
123 AJR,,7
120 PSTEMF,.12
120 MART,,12
JOF MRI
205 MAR
206 位M
206 प0२
206 OPCD
406 EFTATF
OOF ANO
206 ACCM
206 MJR
OOF TAD
206 ACCY
206 MJP
205 LNK
OOF ISZ
20E ACCM
206 YAR
206 PC
OOF DCA
20& MEM
205 A004
206 MAR
0JF JMS
205 YEM
205 MAR
200 P?
OOF J40
205 DC
```

```
206 MA?
00F IO
206 IP
406 IOINST
120 OS,,5
120 0S.,3
ODF OPT
206 IR
OOF OPR1
206 IR
205 ACCM
206 LNK
120 ROTACT,,3
OOF RAL
205 LNK
206 ACCM
OOF RTL
206 LNK
206 ACCM
DOF RAR
206 ACCM
206 LNK
OOF RTR
205 LNK
206 ACCM
OOF OPRZ
206 IR
206 ACCM
205*口C
206 LNK
206 DATASW
120 COUNT,,2
120 CHECK,,2
OOC PROGRAMENO
```


## APPENDIX E-2

IESG of Emulator PDP8

$X E Q \quad$ EFTADR


001
OOF AND
OOH
AVE ACCM MDR ACCM

SISZ
-

001
ODF TAD
004

ACCM
MOR
ACCM
C

OOF ISZ
004

| RYOVE | MEM | MAR | +T.011 |
| :--- | :--- | :--- | :--- |
| AJD | -T.O11 | C1 | $+T .012$ |
| WYOVE | MEM | MAR | $-T .012$ |
| RMOVE | MEM | MAR | $+T .013$ |
| TCOMP | $-T . O 13$ | CO |  |
| CONDF | $Z$ | TL.006 |  |

00 J
INC
PC
$00 K$
L. 005

BRCH EINF
001
OOF DCA
OH
XEQ EFTADR

|  | $\begin{aligned} & \text { WYOVE } \\ & \text { CLE } \\ & \text { BRCH } \end{aligned}$ | $\begin{aligned} & \text { MEM } \\ & \text { ACCM } \\ & \text { BINF } \end{aligned}$ | MAR | ACCM |
| :---: | :---: | :---: | :---: | :---: |
| $30 I$ |  |  |  |  |

$X E Q \quad E F T A D R$
$*$

| WYOVE | - EM | MAR |
| :---: | :---: | :---: |
| INC | MAR |  |
| MJVE | MAR | 0 |
| 日RCH | INF |  |

## 001

OOF JMP
OOH
XEQ EFTADP

ODF IO
OOH
NOOP
BRCH BINF
OOF OPT
OOH $\qquad$
001
OOC PROGRAMEND

APPENDIX E-3
Output of Pass 1

OUTPUT OF PASSI EKS


## BKS

## INSTOC

PUSH 1
RSMK
MOVE5
MOVE 3
MOVE5
PUSH1

| $* 1+P C$ | $B A$ |
| :--- | :--- |
| UNIBUS | $* 2+T .001$ |
| $* 2-T .001$ | 0 |
| 0 | $* 1-I R$ |





## APPENDIX E-4

Output of Pass 2


FIEL019=
THE REST FIELO $1=$ FIELD 2= FIELD 4= FIELD11= FIELO12 = THE REST INSTOC PUSH
FIELO $1=3$
FIELD 2= $\quad 1$
FIELO 4= 0
FIELO12= 2
FIELD14= 8
FIELD22=
THE REST FIELDS ARE NOT USED RSMK

0
FIELO 6=
FIELD12=
FICLD14=
FIELD15=
FIELO16=
FIE1D17=
FIELO19 = 1
FIELO22 = 1
the rest fielos are not used MOVES
FIELO 1= 4
FIELO 2=
FIELO $4=$
FIELD11 $=$
FIELD12=
THE REST
FI
IELDS ARE NOT USED $\begin{array}{llll}\text { MOVE } 3 & \text { R11 } & 0 & \text { P2 }\end{array}$
FIELD $1=$
FIELD $2=$
FIELD 6=
FIELO12=
FIELO19=
THE REST
FIELD $1=$
FIELD 2=
FIELD $4=$
FIELO11=
FIELJ12=
the rest fields afe not used PUS
FIELO 1=
FIELD 2=
FIELD $4=$
FIELD12 $=$
FIELD14=
FIELD22=
THE REST
FIELOS ARE NOT USED RSMK TOS NEWOHAFAODO D2
FIELD 6= 0
FIELO12 = 2
FIELO14 = 6
FIELO15 $=$
FIELO16= 11

FIEL017 =

## 1

FIELDS ARE NOT USED MOVE5 D P13 P3 2 1 2 3
3
fielos are not used PUSH1 -- F 12

TOS P2

```
-1
```

$\begin{array}{r}4 \\ 1 \\ \hline\end{array}$
2
4
1
0
2
fielos are not used
MOVE5 D R11~P3
4
1
, 2
3
3
4
1
0
2
8
1
1
FIELO
RSMK
0
2
6
11
15
$+$

| FIELO19 $=$ FIEL022= THE REST | $\begin{gathered} 1 \\ 1 \\ \text { FIELDS } \\ \text { MOVE } 5 \end{gathered}$ | $\begin{aligned} & \text { ARE NOT USED } \\ & 0 \end{aligned}$ |  | R10 | P3 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| FIELD 1= | 5 |  |  |  |  |
| FIELO 2= | 1 |  |  |  |  |
| FIELS $4=$ | 2 |  |  |  |  |
| FIELO11= | 3 |  |  |  |  |
| FIELD12 $=$ | 3 |  |  |  |  |
| THE REST | FIELOS PUSH 1 | $\begin{aligned} & \text { ARE NOT USED } \\ & \text { R1O } \end{aligned}$ |  | TOS | P2 |
| FIELO 1= | 5 |  |  |  |  |
| FIELO 2= | 1 |  |  |  |  |
| FIELO $4=$ | 0 |  |  |  |  |
| FIELD12 $=$ | 2 |  |  |  |  |
| FIELD14= | 8 |  |  |  |  |
| FIELD22 $=$ | 1 |  |  |  |  |
| THE REST | FIELDS LMASK 1 | $\begin{aligned} & \text { ARE NOT USED } \\ & \text { TOS } \end{aligned}$ | 3 | EUBC | P2 |
| FIELO12 $=$ | 2 |  |  |  |  |
| FIELO14 $=$ | 7 |  |  |  |  |
| FIELO15= | 2 |  |  |  |  |
| FIELO16= | 15 |  |  |  |  |
| FIELO17 $=$ | 0 |  |  |  |  |
| FIELD22 $=$ | 1 |  |  |  |  |
| THE REST. | FIELOS $A$ | ARE NOT USED |  |  |  |
|  | NOOP | XUPF | P. 001 |  |  |
| FIELD12 $=$ | 1 |  |  |  |  |
| THE REST | FIELDS A | AfE NOT USED |  |  |  |
|  | UNJP | MRI | P. 001 | 3 |  |
| FIELO12 $=$ | 1 |  |  |  |  |
| THE REST | FIELOS 4 | ARE NOT USED |  |  |  |
|  | UNJP | MRI | P. $001+01$ | 3 |  |
| FIELO12 = | $\underline{1}$ |  |  |  |  |
| THE REST | FIELOS A | ARE NOT USED |  |  |  |
|  | UNJP | MRI | P.001+02 | 3 |  |
| FIELO12= | 1 |  |  |  |  |
| THE REST | FIELOS A | ARE NOT USED |  |  |  |
|  | UNJP | DCA | P.CO1+03 | 3 |  |
| FIELO12 $=$ | 1 |  |  |  |  |
| THE REST | FIELOS A | ARE NOT USED |  |  |  |
|  | UNJP | JMS | P. $001+04$ | 3 |  |
| FIEL012 $=$ | 1 |  |  |  |  |
| THE REST | FIELDS A | ARE NOT USED |  |  |  |
|  | UNJP | JMP | P. $001+05$ | 3 |  |
| FIELO12 $=$ | 1 |  |  |  |  |
| THE REST | FIELDS $A$ | ARE NOT USEO |  |  |  |
|  | UNJP | IO | P. $001+06$ |  |  |
| FIELD12 THE REST | 1 |  |  |  |  |
| THE REST | FIELOS A UNJP | ARE NOT USED |  |  |  |
| FIELO12 $=$ | $\begin{gathered} \text { UNJP } \\ 1 \end{gathered}$ |  | P. $001+07$ |  |  |
| THE REST | FIELDS A | ARE NOT USED |  |  |  |
| EFTADR | PUSH1 | \&12 |  | TOS | P2 |
| FIELT $1=$ | 3 |  |  |  |  |
| FIELT 2= | 1 |  |  |  |  |
| FIELO $4=$ | 0 |  |  |  |  |
| FIELO12 $=$ | 2 |  |  |  |  |
| FIELO14= | 8 |  |  |  |  |
| FIEL022 $=$ | 1 |  |  |  |  |
| The rest | FIELDS $A$ | AfE NOT USEO |  |  |  |
|  | RSMK | TOS | PGEADR | D | 02 |
| FIELO 6= | 0 |  |  |  |  |

FIELD12 $=$ 2
FIELD14= 6 FIELD15= 10
FIELD16= 11 FIELD17= FIELD19= FIELO22= THE REST
fields are not usen MOVE5 D R10 P3
FIELD $1=$ 5
FIELO 2= 1
FIELD 4= 2
FIELD11= 3
FIELD12= 3
the rest fielos afe not used


## FIELT 1= 5

FIELD 2= 1
FIELD $6=0$
FIELD12 = 2
FIELD19= 1

| THE REST FIELOS ARE NOT USEO |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| MOVES | 0 | R10 |  |  |

FIELD $1=5$
FIELD 2= 1
FIELD 4= 2
FIELD11 = 3
FIELO12 = 3


FIELD12 = 2
FIELO14= 7
FIELO15= 0
FIELD16= 15
FIELO17= 11
FIELO22= 1
the rest fíelos afe not used NOCP XUPF P. 002
FIELO1< $=$ 1
THE REST
fielos are not used BRCH L.OO1 P.OJ2 1
FIELD12= 1
the rest fielos are not used MCVET 16 B
FIELO 4= 0
FIELD1< $=3$
FIELO14 = 1
FIELO18= 16
FIELDRO=
THE REST
1
fielos afe not used $\begin{array}{lllll}\text { SUE } & \text { F13 } & \mathrm{B} & 0 & 2\end{array}$
FIELD 1=



THE REST FIELDS ARE NUT USES
BFCH
L. 003
D. 003
1

FIELD12 = 1
the rest fielos are not usej MOVE 8 K9 BA

P1
FIELO 1= 8
FIELD 2= 1
FIELO $3=1$
FIELD 9= 1
FIELD10 $=-1$
FIELD12 = 1
FIELD21 = $\quad 1$
the rest fielos are not used

FIELO 1= 9
FIELO $2=1$
FIELO $4=1$
FIELO11 $=\quad 3$
FIELD12= 1
the rest fields are not useo $\begin{array}{llll}\text { MOVE } 3 & \text { R9 } & 0 & \text { P2 }\end{array}$
FIELO $1=-9$
FIELO 2= 1
FIELO $6=0$
FIELO12= 2
FIELO19 = 1
THE REST FIELDS ARE NOT USED

> MOVES_D_B_

FIELD $1=9$
FIELO 2= 1
FIELD 4= 2
FIELO11 = $\quad 3$
FIELD12= 3
THE REST FIELDS ARE NOT USEO $\begin{array}{llll}\text { MOVE } & 128 & B & 03\end{array}$
FIELD $4=0$
FIELDI 2= 3
FIELD14= $\quad 1$
FIELD18= 128
FIELD2 $0=1$
$\begin{array}{ccc}\text { THE REST FIELDS ARE NOT USED B RS } \\ \text { SUB } & \text { RS }\end{array}$
FIELD $1=8$
FIELO $2=, 1$
FIELD 5= 0
FIELD 6= -6
FIELD 8= 8
FIELD12 = $\quad 2$
FIELD19= 1
THE REST FIELDS ARE NOT USED
FLAG
P1

FIELO $7=-3$
FIELD12 = 1
THE REST FIELDS ARE NOT USED
PUSH 3 FS TOS
FIELD $4=\quad 0$
FIELO 7= 6
FIELD1 $2=\quad 3$
FIELD14= 8
FIELD2 $2=1$
the rest fielos are not usen
FIEL012= RHASK1 TOS 3

EUBC
P2

FIELO14=
FIELO15=
FIELO16=
FIELO17=
FIELD22=
THE REST
FIELDS ARE NOT USED NOOP XUPF: P.OJ4
FIELO12= 1
the rest fielos afe not useo BRCH $\mathrm{L}, 0 \mathrm{OO}_{4}$ 1
FIELD12=
the rest fielos afe not useo MOVET 256 B B

P3
FIELD 4= 0

FIELO12=
FIELD14 $=$
FIELD18=
FIELD2 $0=$
the rest fields are not used
SUB R8 $\quad 3$
$\begin{array}{rrr}\text { FIELD } & 1= & 8 \\ \text { FIELD } & 2= & 1\end{array}$
FIELD 5= 0
FIELD 6= 6
FIELD $8=8$
FIELO12 = 2
FIELO19= 1
THE REST FIELDS AEE NOT USED
FLAG

FIELO 7= 3
FIELD12=
THE REST
FIELDS ARE NOT USED
PUSH3
PS
TOS
P3

FIELO $4=$
0
FIELO 7= 6
FIELD12= 3
FIELD14= 8
FIELO22= 1
THE REST FIELOS ARE NOT USEO RMASK1 TOS EUBC 3 PI P?

| FIEL014= | 7 |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| FIEL015 $=$ | 0 |  |  |  |
| FIELO16= | , 15 |  |  |  |
| FIELO17 $=$ | 3 - |  |  |  |
| FIELO22 $=$ | 1 |  |  |  |
| THE REST | FIELDS ARE | NOT USED |  |  |
| - | NOOP | XUPF P.005 |  |  |
| FIELO12= | 1 |  |  |  |
| THE REST | fielos are | NOT USED |  |  |
|  | BRCH | L. 005 P.005 | 1 |  |
| FIELD12 $=$ | - 1 |  |  |  |
| THE REST | FIELOS AfE | NOT USED |  |  |
|  | MOVET | 16 | 8 | P3 |
| FIELO 4= | 0 |  |  |  |
| FIELO12= | 3 |  |  |  |
| FIELD14 $=$ | 1 |  |  |  |
| FIELO18 $=$ | 16 |  |  |  |
| FIELD20 | 1 |  |  |  |
| THE REST | FIELDS ARE | NOT USED |  |  |
|  | AOD | F9 B | D | 02 |
| FIELD $1=$ | 9 | R9 - B | 0 | 2 |
| FIELD 2= | 1 |  |  |  |

```
FIELD 5=
FIELO \(6=9\)
FIELDI2= 2
FIELC19= 1
```

the rest fielos are not used
MOVES D
FIELO $1=10$
FIELD 2= 1
FIELO 4= 2
FIELO11= $\quad 3$
FIELD12 = 3
the rest fields are not useo
MOVE 3 R7 D D2
FIELO 1= 10
FIELD 2= 1
EIELD $6=\quad 0$
FIELO12= 2
FIELD19= $\quad 1$
the rest fielos are not used
MOVE5 D R9 $\quad 03$
FIELO $1=9$
FIELD $2=1$
FIELO $4=2$
FIELO11 = 3
FIELO12 = 3
THE REST FIELDS ARE NOT USED $\begin{gathered}\text { MOVE2 } \\ \text { FB }\end{gathered}$
FIELD $1=\quad 8$
FIELD 2= 1
FIELO $3=1$
FIELD1C= 1
FIELO12= 1
the rest fields are not used
MOVE9 RT_D
P2
FIELD 1= 10
FIELO 2= $\quad 1$
FIELD 6= 0
FIELD 9= 5
FIELO12= 2
FIELD19= $\quad 1$
FIELO21= 1
the rest fields afe not used
NOOP
FIELD12 = 1
the rest fielos are not used
L. 005 NOCP
FIELO12 = 1
THE REST FIELDS ARE NOT USED
L.004 MOVE3 R9 $\quad$ PIELD $=\begin{array}{ll}\text { P2 }\end{array}$
FIELD $1=9$
FIELD 2= 1
FIELD $6=\quad 0$
FIELO12 = 2
FIELO19= 1
the rest fielos are not used
MOVES D
P8 - P3
FIELO 1= $\quad 8$
FIELD $2=1$
FIELJ $4=2$
FIELD11= $\quad 3$
FIELO12 = 3
the rest fielos are not used
MOVE12 MART
BA
D1

FIELD $3=$
FIELOIC= 1
FIELT12= 1
FIELO14= 1
FIELD18 = 3080
the rest fielos afe not used
MOVE9 29

FIELD $1=9$
FIELD 2= 1
FIELD 6= $\quad 0$
FIELD 9= 5
FIELDI2= 2
FIELO19= 1
FIELO21= 1
THE REST FIELDS ARE NOT USED NOOP
FIELOL2= 1
the rest fields afe not used
L.003 RETURN FETADP EUBC P2

FIELO12= 2
FIELD14= 7
FIELO15= 15
FIELO16= 15
FIELO17 = $\quad 0$
FIELO22= 1
THE REST FIELDS AFE NOT USED
NOOPI XUPF
NO
FIELO12= 1
the rest fielos are not used
FIELD12= PUS
FIELO14=1
11
THE REST FC REST FIEL ARE NOT USEO EFTADR ..... D2
FIELO12 $=$ ..... 2
FIELD14= ..... 3
FIELO22 = ..... 1
THE REST FIELDS ARE NOT USED MOVE 8 R8 BA P1
FIELD $1=\quad 8$ .....
FIELO 2= ..... 1
FIELD 3= ..... 1
FIELD 9=FIELO10=1
FIELD12 = ..... 1
FIELO21= ..... 1
the rest fielos are not usen MCVE 4 UNIBUS ..... R10 ..... P1
FIELO 1= FIELO 2= ..... 5
FIELO 4= FIELD11= ..... 3
FIELO12= ..... 1
the rest fields are not used MOVE3 F10 ..... 0 ..... P2 ..... 5
FIELD 2= ..... 1
FIELO 6= ..... 0
FIELO12 $=$ ..... 2
FIELO19 $=$ ..... 1
the rest fielos afe not usedMOVE5 D

FIELD $2=1$
FIELD $4=2$
FIELD11= 3
FIELO12= 3
THE REST FIELDS ARE NO* USED
PUSH 1 R11 TOS P2
FIELO $1=4$
FIELD 2= 1
FIELO $4=0$
FIELD12= $\quad 2$
FIELO14= 8
FIELD22= 1
THE REST FIELDS ARE NOT USED NEWEHARAO10 TOS PS
RSMK
FIELD 6= 0
FIELD12= 2
FIELD14= 6
FIELD15= 11
FIEL016= 15
FIELO17 = 4
FIELO19= 1
FIELO22= 1
$\begin{array}{ccccc}\text { THE REST FIELDS ARE NOT USED } \\ \text { MOVE5 } & 0 & \text { PS }\end{array}$
FIELD 1= 9
FIELO 2= 1
FIELO 4=
FIELO11=
FIELD12=
THE REST
FIELD 1= PUSH1 F9 9 P2

FIELD 2= 1
FIELD $4=\quad 0$
FIELD12 = 2
FIELD14= $\quad 8$
FIELD22= 1
THE REST FIELOS AFE NOT USED
LMASK1 TOS 2 EUBC P2

FIELD12= 2
FIELO14 = 7
FIELO15= 1
FIELO16= 15
FIELD17=
FIELD22=
1
THE REST FIELOS AFE NOT USED NOOP XUPF P.006
FIELD12= 1
the rest fielos afe not used UNJP ANO $\quad 0.006 \quad 2$
FIELD12 =
THE REST 1
FIEST FIELDS ARE NOT USED UNJP TAD P.C06+01?
FIELD12= 1
THE REST
FIELOS ARE NOT USET UNJP ISZ $\quad$ P.000+G2 2 ?
FICLD12=
THE REST
1
THE REST FIELDS ARE NOT USED
AND MOVE1 P10 9 P1
FIELD $1=5$
FIELO $2=1$
FIELO $4=\quad 0$
FIELO12 $=1$

FELDCU
the rest fielos fre not used

| AND | P15 | $B$ | 0 | P2 |
| :--- | :--- | :--- | :--- | :--- |

FIELO $1=0$
FIELO 2= 1
FIELO $5=0$
FIELD 6= 27
FIELD12= 2
FIELD19= 1
THE REST FIELOS ARE NUT USED MOVE5 0 R15 P3
FIELO $1=0$
FIELD 2= 1
FIELD $4=\quad 2$
FIELO11= 3
FIELO12= $\quad 3$
the rest fielos afe not used
MOVE 12 IR BA PI

FIELO $3=1$
FIELO10= $\quad 1$
FIELD12 = 1
FIELO14= $\quad 1$
FIELT18= 3074
THE REST FIELOS ARE NOT USED $\quad \square \quad \square \quad$
FIELD $1=3$
FIELD 2= 1
FIELD $6=\quad 0$
FIELD 9= 5
FIELJ12 = 2
FIELD19= 1
FIELO21= 1
THE REST FIELDS ARE NOT USED NOOP
FIELD12= 1
THE REST FIELDS ARE NOT USED
UNJP INF
FIELOI2 $=1$
THE REST FIELOS ARE NOT USED
TAD $\quad$ MOV
FIELD 2= 1
FIELD $4=0$
FIELD1 2= 1
FIELO20= , 1
THE REST FIELDS ARE NOT USED $\begin{array}{lllll}\text { ADD } & \text { F15 } & \text { B } & 0 & \text { P2 }\end{array}$
FIELD. $1=0$
FIELO 2= 1
FIELO 5= 0
FIELJ 6= 9
FIELD12 $=\quad 2$
FIELD19= 1
THE REST FIELDS ARE NOT USED
MOVE5 D R15 P3

FIELD $1=0$
FIELD 2= 1
FIELD $4=2$
FIELD11= 3
FIELO12= 3
the rest fielos afe not useo
FLAG



THE REST FIELOS AFE NOT USED NOOP
FIELO12= 1
the rest fielos afe not useo MOVE 8 R8
FIELO $1=8$
FIELD 2= 1
FIELD $3=\quad 1$
FIELO 9= 1
FIELO10= $\quad 1$
FIELD12 = 1
FIELO21= 1
THE REST FIELDS ARE NOT USED MOVE 4 UNIBUS

89
P1
FIELD 1= 9
FIELD 2= $\quad 1$
FIELO 4= 1
FIELD11= $\quad 3$
FIELD12= 1
the rest fielos are not used MOVET 0 B
FIELO $4=0$
FIELD12= 3
FIELD14= 1
FIELO18= 0
FIELO20 = 1
THE REST FIELDS ARE NOT USED SUB $\quad$ R9 $B$ 0

## FIELD 1= 9

FIELO 2= 1
FIELO 5= 0
FIELO 6= 6
FIELD 8= 8
FIELO12=
FIELD19=
THE REST FIELDS ARE NOT USED FLAG
FIELD 7= 3
FIELO12= 1
THE REST FIELDS ARE NOT USED
PUSH3 FS TOS P3

FIELO $4=\quad 0$
FIELD 7= 6
FIELD12 $=, 3$
FIELO14=
FIELD22 $=$
THE REST
FIELOS ARE NOT USED RMASK1 TOS EUBC 2 P2
FIELO12 = 2
FIELD14= 7
FIELO15= 0
FIELO16= $\quad 15$
FIELD17= 2
FIELD22= 1
THE REST FIELDS ARE NOT USEO
NOOD XUDF P.OD7
FIELO12= 1
THE REST FIELJS AFE NOT USED BRCH L. 006 1
FIELD12=
the rest fielos qre not used MOVET
FIELD $4=0$

FIELO12 $=3$
FIELO14= 1
FIELO18= 16
FIELO20= 1
the rest fielos are not used AOD D13 B

D
P2
FIELO $1=2$
FIELD 2= 1
FIELT 5= 0
FIELO $6=\quad 9$
FIELO12 = 2
FIELO1 9= 1
THE REST FIELDS ARE NOT USED $\begin{gathered}\text { MOVES } \\ 0\end{gathered}$
FIELO $1=2$
FIELO $2=1$
FIELO 4= 2
FIELO11= $\quad 3$
FIELOI2= 3
THE REST FIELDS ARE NOT USEO MOVE12 IR BA P1
FIELO $3=1$
FIELD10= 1
FIELO12 = 1
FIELO14= 1
FIELO18= 3074
THE REST FIELDS AFE NOT USED MOVE9 $\quad$ F12 P2
FIELD $1=3$
FIELO 2= $\quad 1$
FIELO 6= 0
FIELD 9= 5
FIELD12= 2
FIELO19= 1
FIELD21= 1
THE REST FIELDS ARE NOT USED NOOP
FIELD12= 1
THE REST FIELOS ARE NOT USED
1.006 UNJP

INF
FIELO12=
1
THE REST FIELDS ARE NOT USED
DCA PUSH P1
FIELO1 $2=$, 1
FIELD14= 11
THE REST FIELJS ARE NOT USED
CALL EFTADR
FIELOi2 $=2$
FIELD14= 3
FIELD22= 1
the rest fields afe not used
MOVE2 R8 $\quad 3 A \quad P 1$
FIELD $1=8$
FIELD 2= 1
FIELD 3= 1
FIELO10 = 1
FIELO12= 1
THE REST FIELDS ARE NOT USED $\begin{gathered}\text { MOVES } \\ \text { F15 }\end{gathered}$
FIELO 1= 0
FIELO 2= 1
FIELD 6= 0
FIELO $9=5$



THE REST FIELOS ARF NOT USED
FIELD12=
FIELO14 = 11
THE REJT FIELOS ARE NOT USEO
GALL EFTADR P2

FIELO12 $=2$
FIELD14= 3
FIELD22= 1
THE REST FIELOS ARE NOT USED
MOVE 3
R8
D
P2

FIELD $1=$ 8
FIELD 2= 1
FIELD 6= 0
FIELO12 = 2
FIELO19=
1
the rest fielos arf not used
MOVE5 D R13 P3

FIELO 1= 2
FIELO $2=\quad 1$
FIELO 4= 2
FIELO11= -3
FIELO12 $=3$
the rest fielos are not useo
MOVE 12 IR BA P1

FIELO $3=1$
FIELD10= 1
FIELT12=-1
FIELD14 = 1
FIELD18= 3074
the rest fielos are not useo
MOVE9 F12 $\quad \mathrm{P} 2$

FIELD 1= 3
FIELD $2=-1$
FIELO 6= 0
FIELO 9= 5
FIELO12= 2
FIELO19 = $\quad 1$
FIELD21 = 1
THE REST FIELDS ARE NOI USED NOOP
FIELD12= 1
THE REST FIELDS ARE NOT USED UNJP INF
FIELD12= 1
THE REST FIELDS ARE NOT USED
IO NOOP
FIELD12 $=$
THE REST IELDS ARE NOT USED MOVE 12 IR 3A
FIELD 3= FIELO10= 1

FIELD12 =
1
FIELD14=
1
FIELO18= 3074
THE REST FIELDS ARE NOT USED MOVE9 F12 $\quad 0 \quad P 2$
FIELD $1=$
3
FIELO 2=
1
FIELD 6=
0
FIELD 9= 5
FIELO12 $=-2$
FIELO19= 1

FIELO21=
1
the rest fielos are not used NOOP
FIELD12= 1

THE REST FIELOS ARE NOT USEO UNJP INF
FIELO12= 1
the rejt fielos afe not useo
OPT NOOP 1
FIELO12= $\quad 1$
THE PEST FIELOS ARE NOT USEO
THE NUMEER OF CODES 191

# APPENDIX E-5 

Output of Pass 3


| GROUP1 0 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GROUPOMOP |  |  |  |  |  |  |  |  |  |
| GROUP 4 | 0 |  |  |  |  |  |  |  |  |
| GROUP 3 | 2370 |  |  |  |  |  |  |  |  |
| GROUP 2 | 148400 |  |  |  |  |  |  |  |  |
| GROUP1 ${ }^{\text {- }}$ | 4400 |  |  |  |  |  |  |  |  |
| GROUPO MOP - $B$ | $\begin{aligned} & 100022 \\ & \text { CNT ACDR } 2007 \end{aligned}$ | ( 1272) | NEXT ADS | 1231 | INSTDC | FUSH1 | ₹12 |  | TCS |
| GROUP 4 | $20000$ |  |  |  |  |  |  |  |  |
| GROUP 3 | - $423 E 7$ |  |  | , |  |  |  |  |  |
| GRJUP2 - 10000 |  |  |  |  |  |  |  |  |  |
| GROUP 1 | 0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { GROUPO } \\ & \text { MOF } \end{aligned}$ | $\text { CNT ACDF } 2010$ | (1271) | NEXT ADS | 1270 |  | RSMK | TOS | ofcoce | 0 |
| GROUP4 | 246EF |  |  |  |  |  |  |  |  |
| GROUP 3 | 323 E |  |  |  |  |  |  |  |  |
| GROUP 2 | 100400 |  |  |  |  |  |  |  |  |
| GROUP 1 | 0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { GROUPO } \\ & \text { MOP } 10 \end{aligned}$ | $\begin{gathered} 0 \\ \text { CNT ACDR } 2011 \end{gathered}$ | (1270) | NEXT ADS | 1269 |  | OPTM |  |  |  |
| GROUP4 0 |  |  |  |  |  |  |  |  |  |
| GROUP3 : 2365 |  |  |  |  |  |  |  |  |  |
| GROUP2 $14600^{\circ}$ |  |  |  |  |  |  |  |  |  |
| GROUP1 0 |  |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { GROUPO } \\ & \text { MOP } 11 \end{aligned}$ | $\begin{aligned} & 100024 \\ & \text { CNT ACEF } 2012 \end{aligned}$ | 112691 | NEXT ADS | 1268 |  | FUSHI | R11 |  | TOS |
| GROUP $4 \quad 20000$ |  |  |  |  |  |  |  |  |  |
| GROUP3 | 423E4 |  |  |  |  |  |  |  |  |
| GROUP2 100000 |  |  |  |  |  |  |  |  |  |
| GROUP1 | 0 |  |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { GROUPO } \\ & \text { MOP } 12 \end{aligned}$ | CNT ACOF 2013 | ( 1268 ) | NEXT ADS | 1267 |  | DSMK | TOS | NEWCHA | 0 |
| GROUP4 | - 22373 |  | + |  |  |  |  |  |  |




| $\begin{aligned} & \text { GROUPD } \\ & \text { MOP } 33 \end{aligned}$ | CNT ACDF 2027 | ( 1256) | NEXT ADS | 1255 | SUS | 213 | 9 | 7 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GROUP4 | 0 |  |  |  |  |  |  |  |
| GROUP3 | 2347 |  |  |  |  |  |  |  |
| GRDUP2 | 100410 |  |  |  |  |  |  |  |
| GQOUP1 | 3000 |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { GROUPO } \\ & \text { MOP } 34 \end{aligned}$ | $\begin{gathered} 22 \\ \text { CNT ACOR } 2030 \end{gathered}$ | ( 1255) | NEXT ADS | 1254 | MOVES | 0 |  | 29 |
| GROUP 4 | $\underline{0}$ |  |  |  |  |  |  |  |
| GROUP 3 | 2346 |  |  |  |  |  |  |  |
| GROUP2 | 146000 |  |  |  |  |  |  |  |
| GROUP 1 | $\cdots$ |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { GROUPD } \\ & \text { MOP } 35 \end{aligned}$ | $\begin{aligned} & 100031 \\ & C N T A C O R ~ 2031 \end{aligned}$ | (1254) | NEXT ADS | 1253 | PUSH1 | 89 |  | TOS |
| GROUP 4 | 20000 |  |  |  |  |  |  |  |
| GROUP3 | 42345 |  |  |  |  |  |  |  |
| GROUP2 | 100000 |  |  |  |  |  |  |  |
| GROUPI | 0 |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { GROUPD } \\ & \text { MOP } 36 \end{aligned}$ | CNT ACDF 2032 | ( 1253) | NEXT ADS | 1252 | RSMK | TOS | CRNTPG | D |
| GROUP 4 | …20117 |  |  |  |  |  |  |  |
| GROUP3 | - 32344 |  |  |  |  |  |  |  |
| GROUP2 | 100400 |  |  |  |  |  |  |  |
| CROUP1 | 0 |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { GROUPD } \\ & \text { MOP } 37 \end{aligned}$ | CNT ACDF 2033 | (1252) | NEXT ADS | 1251 | CPTM |  |  |  |
| GROUP 4 | 0 |  |  |  |  |  |  |  |
| GROUP3 | 2343 |  |  |  |  |  |  |  |
| GROUP2 | 146000 |  |  |  |  |  |  |  |
| GROUP1 | 0 |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { GROUPO } \\ & \text { MOP } 38 \end{aligned}$ | $\begin{aligned} & 100030 \\ & \text { CNT } 40 D F 2034 \end{aligned}$ | (1251) | NEXT AES | 1250 | MOVES | 0 |  | $p 0$ |
| GROUP 4 | 0 |  |  |  |  |  |  |  |
| GROUP3 | $-2342$ |  |  |  |  |  |  |  |



GROUP 40
GRJUP3 2340

GROUP2 100400
GROUP1 17000

| GROUPO | MOP | 31 | CNT ACDF 2037 | $(1248)$ | NEXI ADS | 1247 | MOVE5 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

GROUP4 0

GROUP3 2337
GROUP2 146050
GQDUP1 0


| GROUP 4 | 6007 |
| :--- | :--- |
| GROUD 3 | 633 |

GROUP2 4020
GROUPI 0







| GROUPO | CNT 0 |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOP 77 | CNT ACOR 3015 | ( 1778) | NEXT ACS | 1214 | 1.004 | moves | $R 9$ | 0 |
| GROUP4 | - 0 |  |  |  |  |  |  |  |
| Group 3 | 2276 |  |  |  |  |  |  |  |
| Groupz | 100400 |  |  |  |  |  |  |  |
| GROUP1 | - 0 | - |  |  |  |  |  |  |
| $\begin{aligned} & \text { GROUPO } \\ & \text { MOP } 78 \end{aligned}$ | $\text { CNT ACEF } 2101$ | ( 1214) | NEXT ACS | 1213 |  | roves | 0 | R8 |
| GROUP4 | 0 |  |  |  |  |  |  |  |
| GRJUP3 | 2275 |  |  |  |  |  |  |  |
| GROUP2 | 146000 |  |  |  |  |  |  |  |
| GROUP1 | 0 |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { GROUPO } \\ & \text { MOP } \\ & \hline 1 \end{aligned}$ | $\text { CNT } \begin{aligned} & 100030 \\ & \text { AOOR } 2102 \end{aligned}$ | (1213) | next ads | 1212 |  | moveiz | YART | 6A |
| GROUP4 | 6010 |  |  |  |  |  |  |  |
| GROUP 3 | - 6274 |  |  |  |  |  |  |  |
| GROUP2 | 40200 |  |  |  |  |  |  |  |
| GROUP1 | … 0 |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { GROUPO } \\ & \text { MOP } O O \end{aligned}$ | CNT 200000 | (1212) | NEXT ADS | 1211 |  | moveg | 89 | 0 |
| GRJUP4 | 0 |  |  |  |  |  |  |  |
| Group 3 | 2273 |  |  |  |  |  |  |  |
| GROUP? | 120520 |  |  |  |  |  |  |  |
| GRJUP1 | 0 |  |  |  |  |  |  |  |
| $\begin{aligned} & \text { GROUP O } \\ & \text { MOP } \quad \text { B1 } \end{aligned}$ | CNT ACDE 2104 | $(1211)$ | NEXT ACS | $17 \varepsilon 1$ |  | NOOF |  |  |
| GRJUP4 | 0 |  |  |  |  |  |  |  |
| GROUP 3 | 3365 |  |  |  |  |  |  |  |
| GRoupz | 40000 |  |  |  |  |  |  |  |
| GROUP1 | 0 |  |  |  |  |  |  |  |
| ${ }_{\text {MROP }}^{\text {GROP }}$ | CNT AODR 3012 | (1781) | NEXT AOS | 1209 | L.003 | FETUEN | RETADR | EUBC |
| GROUP4 | 20377 |  |  |  |  |  |  |  |
| GRDUP3 | 36271 |  |  |  |  |  |  |  |
| GROUP2 | 100000 |  |  |  |  |  |  |  |



```
GROUP3
    2263
    GROUP2 146400
GROUP1 O
\begin{tabular}{|c|c|c|c|c|c|c|c|}
\hline Group 0 & 100025 & & & & & & \\
\hline MOP 09 & CNT AOCF 2114 & ( 1203) & NEXt ADS & 1202 & FUSH1 & R11 & TOS \\
\hline
\end{tabular}
\begin{tabular}{lr} 
GROUP4 & 20000 \\
GROUP3 & \(422 \epsilon 2\) \\
GROUP2 & 100000 \\
GROUP1 & 0
\end{tabular}
```



```
GROUP4 22373
GROUP3 322€1
GROUP2 100400
GROUP1 0
```



```
GROUP3 \(\quad 2260\)
\begin{tabular}{lr} 
GROUP2 & 146000 \\
GROUP1 & 0
\end{tabular}
```



```
GROUP4 2000D
GROUP3 42257
GROUP2 100000
GROUP1 O
```



```
GROUP4 20361
GROUP3 36256
GROUP2 10000
GQOUP1 0
```



| GROUP4 0 |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GROUP 3 - 3357 |  |  |  |  |  |  |  |  |
| ERJUP2 40000 |  |  |  |  |  |  |  |  |
| GROUP1 $\quad 0$ |  |  |  |  |  |  |  |  |
| GROUPO 0 |  |  |  |  |  |  |  |  |
| MOP 98 | CNT ACOF 3020 | ( 1775) | NEXT ADS | 1108 | ANO | MOVE1 | F 10 | B |
| GROUP4 0 |  |  |  |  |  |  |  |  |
| GROUP 32254 |  |  |  |  |  |  |  |  |
| GROUP2 41000 |  |  |  |  |  |  |  |  |
| GROUP1 0 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| GROUP4 0 |  |  |  |  |  |  |  |  |
| GROUP3 2253 |  |  |  |  |  |  |  |  |
| GROUP2 146400 |  |  |  |  |  |  |  |  |
| GROUP1 15400 |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |
| GROUP4 6002 |  |  |  |  |  |  |  |  |
| GROUP3 6252 |  |  |  |  |  |  |  |  |
| GRJUF2 40200 |  |  |  |  |  |  |  |  |
| GRJUP1 0 |  |  |  |  |  |  |  |  |
| GROUPO 20000 |  |  |  |  |  |  |  | 0 |
| GROUP4 |  |  |  |  |  |  |  |  |
| GROUP $3 \quad 2251$ |  |  |  |  |  |  |  |  |
| GROUP2 120520 |  |  |  |  |  |  |  |  |
| GROUP1 0 |  |  |  |  |  |  |  |  |
| GROUPOMOD 102 CNT 4 23 2126 (1133) NEXTAOS 1277 |  |  |  |  |  |  |  |  |
| GROUP4 0 |  |  |  |  |  |  |  |  |
| GROUP3 2375 |  |  |  |  |  |  |  |  |
| GROUP2 40000 |  |  |  |  |  |  |  |  |
| GROUP1 | 0 |  |  |  |  |  |  |  |



| $\begin{aligned} & \text { GROUPO } \\ & \text { MOP } 110 \end{aligned}$ | CNT ${ }^{100021}$ ADOF 2136 | ( 11951 | NEXT ADS | 1184 | fuShi | R14 | Tos |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| GROUP 4 | 20000 |  |  |  |  |  |  |
| GROUP 3 | - 42240 |  |  |  |  |  |  |
| Groupz | 100000 |  |  |  |  |  |  |
| GROUP 1 | 0 |  |  |  |  |  |  |
| $\begin{aligned} & \text { GROUPD } \\ & \text { MOP } 111 \end{aligned}$ | CNT AODF 21 | (1134) | NEXT ADS | 1183 | LSMK | tos | NEWCHARAO 30 |
| GROUP 4 | 26277 |  |  |  |  |  |  |
| GROUD 3 | 32237 |  |  |  |  |  |  |
| Group 2 | 100400 |  |  |  |  |  |  |
| GROUP 1 | 0 |  |  |  |  |  |  |


GROUP4 0
GRJUP3 2236

GROUP2 $\quad 146000$
GROUP1 0


| GROUP4 | 6002 |
| :--- | :--- |
| GROUP | 6235 |
| GROUP2 | 40200 |


GROUP $4 \quad 0$$\begin{array}{lr}\text { GROUP } 2 & 120520\end{array}$
GROUP1 -

| GROUPD 115 | CNT ACDF 2143 | (11月0) NEXT ADS | 1277 | NOOP |
| :--- | :--- | :--- | :--- | :--- | :--- |

GROUP4 ..... 0


GPOUP1
3000
GROUPO 31
MOP 128 CNT AEER 2160 (1167) NEXT ADS 11EE FLAG

| GROUP4 | 0 |
| :--- | ---: |
| GROUP3 | 2216 |

GROUP $2 \rightarrow \quad 40000$
GROUP1 60000

GROUP $4 \quad 213$ EO
GROUP 3 … 36214
GROUP $2 \quad 100000$

GROUP1 $\quad 0$

| GROUP 0 |  | 0 |  |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| MOP 131 | CNT | ACDF | 2163 | 1 | 11041 | NEXT | ADS | 1767 | NOOP | XUP F | P. 007 |

GROUP4 0






GROUP3
GROUP2 $\quad 120520$



| GROUP3 | 56155 | 0 |
| :--- | :--- | :--- |
| GROUP2 | 40000 |  |

GRDUP1 0
GROUPO
MOP 163
EROUP4
GROUP3





APPENDIX E-6
PDP8 Benchmarks and Test Run

1) Benchmark 1 - PDPT2

| Address | Code | Comment |
| :---: | :---: | :---: |
| 200 | AND 215 | / clear ACCM |
| 201 | TAD 212 |  |
| 202 | DCA 213 | / set counter to -64 |
| 203 | TAD 214 |  |
| 204 | DCA 10 | / set adr(10) to 1777 |
| 205 | TAD 10 |  |
| 206 | DCA I 10 | / used as an autoindex register |
| 207 | ISZ 213 | check counter |
| 210 | JMP .-3 | / loop |
| 211 | HALT |  |

212
7700
213
0
214
1777
215 0
The output is as follows:

| Address |
| :---: |
| 2000 |

$\frac{\text { Contents }}{}$
2001

R Patcno
*.TT: = FTr TH 2
-MAIN. FT-11 MACRO UMO2-12 25-MAY-78 O1 20:34 RAGE 1

| 1 | 6़60¢ | , ACECT |  |
| :---: | :---: | :---: | :---: |
| 2 | 000200 | - $=200$ |  |
| 300000 | 000000 | - worir | 0 |
| 4 | 004000 | . 7000 |  |
| 5004000 | 004320 | - Worm | 213*26 |
| 6 | 004020 | . $=4020$ |  |
| 7004020 | 024240 | - WORT | 1212*00 |
| 8 | 004040 | - -4040 |  |
| 7004040 | 064260 | - WOR0 | $3213 * 20$ |
| 10 | 004060 | $=-1060$ |  |
| 1104060 | 024300 | - WORL | 1214*20 |
| 12 | 004100 | . $=4100$ |  |
| 1364100 | 660200 | . WORTI | $3010 * 20$ |
| 14 | 004120 | . $=4120$ |  |
| 1504120 | 020200 | - WOFII | 1010*20 |
| 16 | 004140 | . $=4140$ |  |
| 1704140 | 070200 | - WOFFII | $3410 * 20$ |
| 18 | 004160 | . $=4160$ |  |
| 1704160 | 044260 | - WOFII | 2213*20 |
| 20 | 004200 | - $=4200$ |  |
| 2104200 | 124120 | - WOFII | 5205*20 |
| 22 | 004220 | . $=4220$ |  |
| 2304220 | 170040 | - WOFII | 7402*20 |
| 24 | 004240 | . $=4240$ |  |
| 2 L | 176000 | - WOFII | 7700*20 |
| 26 | 004260 | . $=4260$ |  |
| 2704260 | 000000 | - WOFII | 0 |
| 28 | 004300 | . $=4300$ |  |
| 2904300 | 037760 | - ẆOFIT | 1777*20 |
| 30 | 004320 | . $=4320$ |  |
| 3104320 | 000000 | - WOFII | $\bigcirc$ |
| 32 | 040000 | . $=40000$ |  |
| 33 | 000001 ' | - ENI |  |

- MAIN. FT-11 MACFO UMO2-12 25-MAY-78 01:26:34 FAGE $1+$

SYMBOL TAELE

| - ABS. 040000 | 000 |
| ---: | ---: | ---: |
| 000000 | 001 |

EFRORS IETECTEI: 0
FREE CORE: 18439, WORDS
,TT:THFST2
ERRORS METECTED: O
FREE CORE: 18439. WORDS

2) Benchmark $2-\mathrm{PDPT} 3$


MAIN: FT-1 MACRO UMO2-12 $25-14 A Y-7 E 01+27: 44$ FAGE 1


- ABS. $\begin{array}{ll}040000 & 000 \\ 000000 & 001\end{array}$

ERFORS UETECTEI: 0
FFEE CORE: 18439. WORIS
,TT: =FOFET3
EFRORS DETECTEI: O
FREE CORE: 18439. WORTS

3) Benchmark 3 - PDPT5

| Address |  | Code | Comment |
| :---: | ---: | ---: | :--- |
| 10 | 0 |  |  |
| 200 | JMS | 250 | /jump to subroutine |
| 201 | TAD | 10 |  |
| 202 | DCA | 1 | 10 | /used as autoindex register

212 : 7760
213 0
214 1777
215 0
250 0
251 A D
252 TAD

215 /clear ACCM

253
254
DCA
/set count to -16

255
256
TAD
5
TAD
212
54
DCA
/set adr(10) to 1777
/return

The output is as follows:

| Address | $\frac{\text { Contents }}{1777}$ |
| :---: | :---: |
| 2000 | 2000 |
| 2001 | $\cdot$ |
| $\cdot$ | $\cdot$ |
| $\cdot$ | - |
| - | 2015 |
| 2016 | 2016 |

-MAIN. RT-11 MACRO UMO2-12 25-MAY-78 01:29:02 PAGE 1


| - NU SAJA MALL |  |  |  |  |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 040000:037760 |  |  |  |  |  |  |  |  |
| 0400no: 040000 |  |  |  |  |  |  |  |  |
| N00.0 040ヵ20 |  |  |  |  |  |  |  |  |
| 040060: 040040 |  |  |  |  |  |  |  |  |
| $040100: 040060$ |  |  |  |  |  |  |  |  |
| 040120: 040100 |  |  |  |  |  |  |  |  |
| 640140; 040120 |  |  |  |  |  |  |  |  |
| 040160:040140 |  |  |  |  |  |  |  |  |
| 040200: 040160 |  |  |  |  |  |  |  |  |
| 040220: 040200 |  |  |  |  |  |  |  |  |
| $040240: 940220$ |  |  |  |  |  |  |  |  |
| 040260:040240 |  |  |  |  |  |  |  |  |
| $040300: 040260$ |  |  |  |  |  |  |  |  |
| 040320:040300 |  |  |  |  |  |  |  |  |
| 3403407040320 |  |  |  |  |  |  |  |  |
| $040360 \pm 040340 \times 2$ |  |  |  |  |  |  |  |  |
| 040400:000000 |  |  |  |  |  |  |  |  |
| 040420:000000 |  |  |  |  |  |  |  |  |
| 040440: 000000 |  |  |  |  |  |  |  |  |
| 040460: 000000 |  |  |  |  |  |  |  |  |
| 040500: 000000 |  |  |  |  |  |  |  |  |
| 040520:000000 |  |  |  |  |  |  |  |  |
| 040540:000000 |  |  |  |  |  |  |  |  |
| 040560: 000000 |  |  |  |  |  |  |  |  |
| 040600: 000000 |  |  |  |  |  |  |  |  |
| 040620:000000 |  |  |  |  |  |  |  |  |
| 040640: 000000 |  |  |  |  |  |  |  |  |
| 040660: 000000 |  |  |  |  |  |  |  |  |
| 040700: 000000 |  |  |  |  |  |  |  |  |
| 040720:000000 |  |  |  |  |  |  |  |  |
| 040740:000000 |  |  |  |  |  |  |  |  |
| 040760: 000000 |  |  |  |  |  |  |  |  |
| 041000: 000000 |  |  |  |  |  |  |  |  |
| 041020:000000 |  |  |  |  |  |  |  |  |
| $041040: 000000$ |  |  |  |  |  |  |  |  |
| 041060: 000000 |  |  |  |  |  |  |  |  |
| 041100:000000 |  |  |  |  |  |  |  |  |
| 041120:000000 |  |  |  |  |  |  |  |  |
| 041140:000000 |  |  |  |  |  |  |  |  |
| $041160: 000000$ |  |  |  |  |  |  |  |  |
| 041200: 000000 |  |  |  |  |  |  |  |  |
| 041220:000000 |  |  |  |  |  |  |  |  |
| 041240: 000000 |  |  |  |  |  |  |  |  |
| 041260: 000000 |  |  |  |  |  |  |  |  |
| $041300: 000000$ |  |  |  |  |  |  |  |  |
| $041320: 000000$ |  |  |  |  |  |  |  |  |
| 041340:000000 |  |  |  |  |  |  |  |  |
| 041360:000000 |  |  |  |  |  |  |  |  |
| 0414007000000 |  |  |  |  |  |  |  |  |
| 041420:000000 |  |  |  |  |  |  |  |  |
| 041440: 000000 |  |  |  |  |  |  |  |  |
| 041460:000000 |  |  |  |  |  |  |  |  |
| 041500:000000 |  |  |  |  |  |  |  |  |
| 041520:000000 |  |  |  |  |  |  |  |  |
| 041540:000000 |  |  |  |  |  |  |  |  |
| 041560:000000 |  |  |  |  |  |  |  |  |
| 041600: 000000 |  |  |  |  |  |  |  |  |
| 041620:000000 |  |  |  |  |  |  |  |  |
| $\begin{array}{r} 041640: 000000 \\ -041660: 00000 \end{array}$ |  |  |  |  |  |  |  |  |
|  |  |  |  |  |  |  |  |  |

