## AN ABSTRACT OF THE THESIS OF

Kai-tuan Kelvin Yan for the degree of Master of Science in Electrical and Computer Engineering presented on Apr. 29. 1992 Title: Wide Bandwidth GaAs MESFE万Amplifieff Abstract approved: Redacted for Privacy

A high bandwidth operational amplifier has been designed. The cascode configured differential amplifier used in the design resulted in a circuit that is less sensitive to process variation as compared with that of a bootstrapped amplifier design. The circuit contains three differential cascode amplifiers with appropriate level shifters to obtain the optimum DC biasing. The feedback resisitors are source followed to prevent feedforward effects. The uncompensated amplifier has an open loop gain of $6761 \mathrm{v} / \mathrm{v}$, a corner frequency of 526 MHz , and a unity gain frequency of 9.08 GHz . With compensation the corner frequency is improved to 1.15 GHz with a compensated phase margin of 65 degree for stability. The above results have been simulated using the professional version of PSpice with process parameters from the TriQuint Semiconductor $1 \mu \mathrm{~m}$ depletion mode technology.

# Wide Bandwidth GaAs MESFET Amplifier 

By

Kai-tuan Kelvin Yan

A THESIS<br>Submitted to<br>Oregon State University

In partial fulfillment of the requirements for the degree of<br>Master of Science

## APPROVED:



## Redaćted for Privacy

Head of department of Electrical and Computer Engineering

Redacted for Privacy

Dean of Graduate School

Date thesis is presented April 29th, 1992

Typed by Mun-yuen Wong \& Kai-tuan Kelvin Yan for
Kai-tuan Kelvin Yan

## Acknowledgement

With the upmost respect and gratitude, I would like to express my sincere thanks to my major professor, Prof. Leonard Forbes, for his patient, generous consideration, guidance, support, and comments throughout my research work. He has demonstrated continuous dedication in his research and has shared his time unselfishly with all his students. His direct contribution helped in the completion of this thesis. I would also like to thank Dr. Stewart S. Taylor of TriQuint Semiconductor for helpful discussions and suggestions.

I would also like to express my appreciation to Prof. Mario Magãna, Prof Shih-Lien Lu, and Prof William Hetherington for taking time off from their busy schedules to be on my graduate committee.

Thanks are also extended to my parents and my four sisters for their patience, understanding, and support in all my endeavor. Finally, my heartfelt thanks go to my most devoted supporter Miss Mun-yuen Wong which has been my constant source of encouragement and moral support.

## Table of Contents

1 Introduction ..... 1
2 GaAs MESFET ..... 3
2.1 GaAs versus Si ..... 3
2.2 GaAs models ..... 6
2.2.1 Curtice model. ..... 8
2.2.2 Statz model ..... 9
2.2.3 TriQuint own model ..... 10
2.2.4 Tajima model ..... 12
2.2.5 Materka model ..... 13
2.2.6 Larson model ..... 13
2.3 Conclusion ..... 14
3 GaAs MESFET Operational Amplifier ..... 15
3.1 Single stage cascode differential amplifier ..... 15
3.1.1 Circuit description ..... 15
3.1.2 Level shifters ..... 19
3.2 Improvement of the gain ..... 22
3.3 Output Stage ..... 24
3.3.1 Class A Output Stage ..... 24
3.3.2 Class AB Output Stage ..... 25
3.4 Maximization of Bandwidth ..... 26
3.4.1 Level Shifter Compensation. ..... 26
3.4.2 Inductive Frequency Compensation ..... 29
3.4.3 Compensation of composite cascode amplifier ..... 34
3.5 Slew Rate Determination ..... 39
4 Process Variation ..... 40
4.1 Process variations in the composite cascode differential amplifier ..... 40
4.2 Larson's Circuit ..... 42
4.2.1 Introduction ..... 42
4.2.2 Larson's Circuit Diagram. ..... 43
4.2.3 Process variations in the Larson's Circuit ..... 47
4.3 Toumazou's Circuit ..... 50
4.3.1 Introduction ..... 50
4.3.2 Toumazou's Circuit Diagram ..... 50
4.3.3 Process variations in the Toumazou 's Circuit. ..... 55
4.4 Circuit process variations conclusion ..... 57
5 Summary ..... 58
6 References ..... 60
7 Appendices. ..... 63

## List of Figures

Figure 2.1 Cross-sectional representation of (a) MESFET and (b) MOSFET ..... 4
Figure 2.2 PSpice circuit model ..... 8
Figure 2.3 TriQuint own model ..... 10
Figure 2.4 Larson circuit model. ..... 13
Figure 3.1 Single stage cascode differential amplifier. ..... 15
Figure 3.2 $A C$ equivalent half circuit of the cascode differential amplifier. ..... 17
Figure 3.3 Different Level Shifters ..... 19
Figure 3.4 Complete design of a single stage amplifier. ..... 20
Figure 3.5 Single stage cascode differential amplifier gain \& phase plot. ..... 21
Figure 3.6 Two Stage GaAs MESFET Operational Amplifier. ..... 22
Figure 3.7 Three Stage GaAs MESFET Operational Amplifier ..... 22
Figure 3.8 Class A Output Stage ..... 24
Figure 3.9 Class AB Output Stage ..... 25
Figure 3.10 Level Shifter capacitive compensation ..... 26
Figure 3.11 Impact of Level Shifter capacitive compensation in the phase plot ..... 27
Figure 3.12 Single stage cascode differential amplifierwith capacitive compensation gain \& phaseplot.28
Figure 3.13 Compensation by embedded inductor ..... 29
Figure 3.14 Impact of embedded inductor on the phase plot. ..... 29
Figure $3.15 \quad$ AC equivalent circuit of embedded inductor. ..... 30
Figure 3.16 Cascode amplifier with inductive compensation ..... 31
Figure 3.17 Single stage cascode differential amplifier with inductive compensation gain \& phase plot. ..... 33
Figure $3.18 \quad$ Block diagram of compensated composite cascode differential amplifier ..... 34
Figure 3.19 Circuit diagram of composite cascode differential amplifier. ..... 36
Figure 3.20 Uncompensated composite cascode differential amplifier gain \& phase plot ..... 37
Figure 3.21 Compensated composite cascode differential amplifier gain \& phase plot ..... 38
Figure 3.22 Test Circuit for Slew Rate determination. ..... 39
Figure 3.23 Pulse response for $+/-1 \mathrm{~V}$ step input. ..... 39
Figure 4.1 Bootstrapped Gain-Enchancement Techniques ..... 42
Figure 4.2 Larson's GaAs operational amplifier ..... 43
Figure $4.3 \quad$ Larson's circuit gain \& phase plot. ..... 46
Figure 4.4 First Stage or Differential to Single-ended converter of Toumazou's Composite Operational Amplifier. ..... 50
Figure $4.5 \quad$ Second Stage or Double Cascode Current Mirror and Push-pull Amplifier of Toumazou's Composite Operational Amplifier ..... 51
Figure 4.6 Complete Toumazou's Composite Operational Amplifier with Compensation ..... 53
Figure $4.7 \quad$ Toumazou's circuit gain \& phase plot. ..... 54

## List of Tables

Table 2.1 Critical Properties Comparison Between GaAs \& Si ..... 3
Table 3.1 TriQuint GaAs MESFET $L=1 \mu \mathrm{~m}$ and $\mathrm{W}=1000 \mu \mathrm{~m}$ depletion mode process parameters ..... 16
Table 3.2 Single, Two and Three Stages Simulation results ..... 23
Table 3.3 Embedded compensation effect on the composite cascode differential amplifer ..... 34
Table 4.1 Composite cascode differential amplifier VTO variation ..... 40
Table 4.2 Composite cascode differential amplifier Lambda variation ..... 40
Table 4.3 Composite cascode differential amplifier Beta variation ..... 41
Table 4.4 Variation of overall gain with different Vref biasing ..... 45
Table 4.5 Larson's amplifier VTO variation ..... 47
Table 4.6 Larson's amplifier Lambda variation ..... 47
Table 4.7 Larson's amplifier Beta variation ..... 48
Table 4.8 The effect of biasing on the critical node 9 ..... 52
Table 4.9 Toumazou's amplifier VTO variation ..... 55
Table 4.10 Toumazou's amplifier Lambda variation. ..... 56
Table 4.11 Toumazou's amplifier Beta variation ..... 56

## List of Appendices

Appendix 1. PSpice simulation for the composite cascodedifferential amplifier with Class A output stage...63
Appendix 2. PSpice simulation for the Larson's Operational Amplifier with compensation ..... 73
Appendix 3. PSpice simulation for the Toumazou's Operational Amplifier with compensation ..... 78

## Wide Bandwidth GaAs MESFET Amplifier

## 1. Introduction

The main motivation behind the work of this thesis is to capitalize on the continuing reduction in the cost of the gallium arsenide GaAs MESFET depletion process so as to design a high bandwidth amplifier. The cascode differential amplifier resulted in a design that is less sensitive to process variations as compared to the bootstrapped amplifier design [1],[2]. The circuit contains three differential cascode amplifiers with appropriate level shifters to obtain the optimum DC biasing. The uncompensated amplifier has an open loop gain of $6761 \mathrm{v} / \mathrm{v}$, a corner frequency of 526 MHz , and a unity gain frequency of 9.08 GHz . With compensation the corner frequency is improved to 1.15 GHz with a compensated phase margin of 65 degree for stability. The above results are simulated using the professional version PSpice with process parameters from the TriQuint Semiconductor $1 \mu \mathrm{~m}$ depletion mode technology.

In chapter two, the characteristics of GaAs are studied and contrasted with that of silicon, Si , demonstrating in particular, why the conventionally available GaAs depletion mode MESFET is chosen. Investigation is made as to the various type of models available for GaAs MESFETs and why the Curtice model reflected by level 1 in the PSpice is chosen.

The first part of chapter three investigates the design of a
single stage GaAs amplifier. A cascode differential amplifier with a differential gain of close to 30 is investigated. The high cascode gain is achieved at the expense of the need for level shifters at the inputs. A higher gain amplifer can be obtained by cascading identical the cascode differential amplifier. For stability, the phase margin needs to be around 60 degree, as such compensation is required. A study of the different kinds of compensation techniques has been made. The consequences of employing such techniques in terms of the area requirement and complexity issues are investigated. The final part of chapter three discusses the compensation of the three stage GaAs amplifier.

In chapter four, a comparison between the composite cascode differential amplifier which has been designed with Larson's and Toumazou's GaAs Mesfet operational amplifier circuit designs is performed. To make the comparison credible, all these designs are simulated using the level 1 Curtice model, instead of using the models which are specified in the different papers from which the GaAs operational amplifier circuits are extracted. The proposed design of the GaAs operational amplifier in this thesis is less sensitive to process variations as compared to the other operational amplifier circuits.

## 2. GaAs MESFET

### 2.1 GaAs versus Si

Some important electronic and material properties of GaAs and Si are illustrated in Table 2.1 for the purpose of comparing the advantages and disadvantages of GaAs MESFET over its Si MOSFET counterpart [3].

| Property | GaAs | Silicon |
| :--- | :--- | :--- |
| Bandgap |  |  |
| Electron drift |  |  |
| mobility |  |  |
| Hole drift <br> mobility | Direct; 1.42 eV | Indirect; 1.12 eV |
| Substrate <br> resistivity | $5000 \mathrm{~cm}^{2} / \mathrm{V} . \mathrm{S}$ | $800 \mathrm{~cm}^{2} / \mathrm{V} . \mathrm{S}$ |
| Native oxide | $250 \mathrm{~cm}^{2} / \mathrm{V} . \mathrm{S}$ | $300 \mathrm{~cm}^{2} / \mathrm{V} . \mathrm{S}$ |

Table 2.1 Critical Properties Comparison Between GaAs \& Si

## GaAs MESFET versus Si MOSFET.


(a) MESFET

(b) MOSFET

Figure 2.1 Cross-sectional representation of
(a) MESFET and (b) MOSFET [3]

The direct band gap property of GaAs is typical of many III-V compound semiconductors and is essential for efficient light emission. This explains the dominance of GaAs in most optoelectronic applications. The direct band gap property of GaAs allows for light emission such that the electron are able to make a transition from the conduction band to the valence band without requiring phonon scattering at the same time [3].

The electron mobility of GaAs is on the average approximately 6 times that of Si which is the main reason for using GaAs in high speed applications.

As indicated in Table 2.1, GaAs has a hole mobility of 250 $\mathrm{cm}^{2} /$ V.S. This is lower than Si which has a hole mobility of $300 \mathrm{~cm}^{2} /$ V.S. This disadvantage rules out the possibility of creating a commercially viable p-channel MESFET. The absence of $p$-channel MESFET's means that GaAs MESFET technology does not have an equivalent Si CMOS implementation. Thus the currently available circuit techniques in CMOS technology cannot be exploited. One critical advantage of CMOS technology is the lower static power consumption that is important in very large scale integration which involve thousands of devices.

Substrate resistivity needs to be sufficiently high to assure acceptable low leakage current between circuit elements. GaAs with a substrate resistivity on the order of $10^{6}$ to $10^{8} \mathrm{~cm}$ which is very high compared to Si , has an obvious advantage.

A lower parasitic substrate capacitance is obtained with GaAs semi-insulating substrate. Given a same size device, the small
depletion depth of Si in comparison with GaAs, results in a greater parasitics capacitance per unit area [3]. For the same device area, the relatively small depletion depth of Si leads to high capacitance per unit area which results in the greater parasitic capacitance for Si as compared to GaAs. Another advantage of GaAs over Si is its radiation hardness. This is an important property especially in space and military applications.

Si MOSFET technology has a very stable native oxide $\mathrm{SiO}_{2}$. GaAs on the other hand does not have any. The MESFET structure which make use of metal Schottky contact does not require any native oxide. The $\mathrm{SiO}_{2}$ oxide in MOSFET's is use to insulate the gate electrode from the device channel which allows a wide range of gate voltages to be used without significant gate conductivity.

### 2.2 GaAs Models

A model only reflects the approximation of the physical reality of the device and a compromise need to be made between its complexity and accuracy. All models should seek to achieve all the critical device characteristics and yet must be computer time efficient.

Therefore, the suitability of the model depends on the different type of circuits involved. For instance, a model that is used to design microwave amplifiers need to have perfect terminal matching. Therefore the nonlinear model of the MESFET should predict accurately both the small-signal and large-signal terminal
impedances of the device. As such, the model should give an accurate measure of the drain-source conductance whereas accurate values of the channel voltage $\mathrm{V}_{\mathrm{d}}$ s and channel current $\mathrm{I}_{\mathrm{d}}$ are not so important.

It should always be noted that the most parameters required in the model are only approximation from S-parameter and DC I-V curves. The measurements used to produce these curves should be as accurate as possible and should take into account all aspects of measurement setup such as bond wire inductances and pad capacitances etc. Again a compromise between the accuracy of a model and the complexity and computation time involved to predict a model has to be reached.

### 2.2.1 Curtice Model



Figure 2.2 PSpice circuit model

The drain current $l_{d}$, exclusive of the parasitic resistances can be approximated by

$$
I_{d s}=\beta\left(1+\lambda V_{d s}\right)\left(V_{g s}-V_{t}\right)^{2} \tanh \left(\alpha V_{d s}\right)
$$

In the above equation, $\mathrm{V}_{\mathrm{gs}}$ is the gate to source voltage, $\mathrm{V}_{\mathrm{ds}}$ is the drain-to-source voltage, $\mathrm{V}_{\mathrm{t}}$ is the threshold voltage, B is a parameter, Lamda is a parameter related to the drain conductance, and determines the voltage at which the device saturate. Curtice [4] uses the same equation to estimate the drain current for the linear and the saturation region. Therefore lds saturates at the
same $\mathrm{V}_{\mathrm{d}}$ irrespective of the gate-to-source voltage $\mathrm{V}_{\mathrm{gs}}$. This model does not reflect very accurately the variation of $l_{d s}$ with the changing value of $V$ gs especially if the $V_{t}$ is large.

This model is adopted as the level 1 GaAs MESFET model in PSpice. It should be noted that there also exists a Curtice cubic model which takes into consideration the power relationship between $\mathrm{Ids}_{\mathrm{d}}$ and $\mathrm{V}_{\mathrm{gs}}$ and the saturation voltage control to stimulate the negative conductance of the dipole which forms at the drain end of the channel [5]. These additional parameters of the Curtice cubic model are meant to improve the accuracy and account for second order effects. The complicated formulae resulting and difficulty of making model parameter indentifications does not make it feasible for use in PSpice.

### 2.2.2 Statz Model

The level 2 GaAs MESFET model in PSpice or the Statz model [6] gives good accuracy for simulation of the channel current of the MESFETs because it is a model which predicts accurately saturation velocity of GaAs in both the linear and saturation region.

$$
I_{d s}=\frac{\beta\left(V_{g s}-V_{t}\right)^{2}}{1+B\left(V_{g s}-V_{t}\right)}\left(1+\lambda V_{d s}\right) \tanh \left(\alpha V_{d s}\right)
$$

B has a value between $2.6 \mathrm{~V}^{-1}$ and $1.5 \mathrm{~V}^{-1}$ and is a measure of the doping profile extending into the semi insulating substrate and thus dependent on the fabrication process.

To better approximate the saturation velocity of GaAs, the term $\tanh \left(\lambda V_{d s}\right)$ or $\tanh (x)$ is introduced as follows:

$$
\begin{aligned}
0<x & <3 \text { (linear region) } \\
\tanh (x) & =1-\left(1-\frac{x}{3}\right)^{3} \\
x & >3 \quad \text { (saturation region) } \\
\tanh (x) & =1
\end{aligned}
$$

For both PSpice level 1 and 2, the $\tanh (x)$ function consumes considerable computer time and thus it is approximated by a simple polynomial P ,

$$
P=1-\left(1-\frac{\lambda V_{d s}}{n}\right)^{n} \text { with } n=3
$$

### 2.2.3 TriQuint own model



Source

$$
\dot{\gamma}=\frac{\gamma}{1-\gamma}
$$

Figure 2.3 TriQuint own model

The above model is a recently released model by TriQuint Semiconductor [9]. It sought to rectify some disadvantage of the Statz Model. The Statz Model previously discussed fails to provide an accurate model at low currents where the $\mathrm{V}_{\mathrm{gs}}$ is near the cutoff. As such this will lead to an erroneous prediction of small-signal parameters such as gain and drain resistance over the dynamic range of the device. The Statz expression for drain current is used

$$
I_{d s o}=\frac{\beta\left(V_{g s}-V_{t}\right)^{2}}{1+B\left(V_{g s}-V_{t}\right)}\left(1+\lambda V_{d s}\right) \tanh \left(\alpha V_{d s}\right)
$$

The first modification is to have a better drain conductance fit at low drain current. This is done by modifying the $\mathrm{V}_{\mathrm{t}}$ in the Statz Ids equation as such

$$
V t=V_{t o}-\gamma V_{d s}
$$

The second modification is to emphasize the way $I_{d s}$ decreases at higher values of current and voltage. This model also take into consideration the non-square-law dependence of Ids which is observed for devices with small or positive pinch off voltages.

$$
I_{d s}=\frac{I_{d s o}}{1+\delta V_{d s} I_{d s o}}
$$

The new parameters $\delta$ and $\gamma$ replace $\lambda$ and $B$ in the Statz model.

### 2.2.4 Tajima Model

The above model [7] [8] is very suitable for microwave applications as it provides an excellent fit to the DC I-V characteristic curve.

$$
\begin{aligned}
& I_{d s}\left(V_{d s}, V_{g s}\right)=I_{d i} \cdot I_{d 2} \\
& I_{d 1}=\frac{1}{k}\left[1+\frac{V_{g s}}{V_{p}}-\frac{1}{m}+\frac{1}{m} \exp \left\{-m\left(1+\frac{V_{g s}}{V_{p}}\right)\right\}\right] \\
& I_{d 2}=I_{d s p}\left[1-\exp \left\{\frac{-V_{d s}}{V_{d s s}}-\theta\left(\frac{V_{d s}}{V_{d s s}}\right)^{2}-b\left(\frac{V_{d s}}{V_{p}}\right)^{3}\right\}\right] \\
& k=1-\frac{1}{m}\{1-\exp (-m)\} \\
& V_{p}=V_{p o}+p V_{d s}+V_{\phi} \\
& V_{g s}^{\prime}=V_{g s}-V_{\phi}
\end{aligned}
$$

The parameters $a, b, m$, and $P$ are the fitting factors.
$V_{\text {po }}(>0) \quad:$ the pinch off voltage at $V_{d s} \sim 0$
Vds : drain-to-source saturation voltage
$V_{\varnothing} \quad$ : the built-in potential of the Schottky barrier
Idsp $\quad$ : drain current when $V_{g s}=V \varnothing$
This model is purely empirical. Since it is not based on physical properties, the parameters are extremely difficult to extract. Therefore, the use of the above model for the general purpose PSpice program is doomed to be impractical.

### 2.2.5 Materka model

The Materka model [9] [10] uses a very simple formulae to describe the DC-IV characteristics.

$$
\begin{aligned}
& \quad I_{d s}\left(V_{g s}, V_{d s}\right)=I_{d s s}\left(1+\frac{V_{g s}}{V_{t}}\right)^{2} \tanh \left(\frac{\alpha V_{d}}{V_{g s}+V_{t}}\right) \\
& V_{t}=V_{t o}+V_{d} \\
& I_{d s s}=\text { saturation current } \\
& V_{\text {to }}=\text { effective threshold voltage } \\
& \alpha \text {, and } \gamma \text { are parameters of the model }
\end{aligned}
$$

The above model is a simplified version of the Tajima model discussed earlier. Instead of 4 parameters used in the Tajima model, the Materka model has only 2 parameters.

### 2.2.6 Larson Model

Another recent model used by the group from Hughes Aircraft is the Larson's model [1].


Figure 2.4 Larson circuit model

The empirical equation for the Ids for this model is not in the literature. The model is extracted from the publication which presented the design of an ultra high-speed GaAs MESFET operational amplifier.

### 2.3 Conclusion

In any integrated circuit design, a computer simulated result is sought first. But prior to choosing the best suitable model available in the literature for the purpose of predicting the behavior of a circuit, we are constrained by the simulation tool on hand. The current version of the PSpice available support only the Curtice model level 1 and the Statz model level 2 modelling. Other computing resources such as the Mentor Graphic tools do not support the GaAs MESFET models. As such we are limited to choosing between either the Curtice or the Statz model. The simple Curtice model is selected in view of the that the circuit designed is not targeted for used in large-signal microwave applications and our process parameters chosen from TriQuint Semiconductor has a reasonable pinch off voltage of -1.5 V .

## 3. GaAs MESFET Operational Amplifier

This chapter illustrates the step by step design of a GaAs MESFET operational amplifier. During the progress of the design, several variations of the circuit design are discussed with the sole purpose of highlighting the advantages as well as limitations of the final design. The most important criterion for design is the wide bandwidth. With this in mind the final circuit is constructed. Wide bandwidth amplifiers find application in satellite communications and high speed communication systems.

### 3.1 Single stage cascode differential amplifier

### 3.1.1 Circuit Description



Figure 3.1 Single stage cascode differential amplifier

With the Curtice Model chosen as the model for the simulation, the gm and gd for the MESFET can be calculated by:

$$
\begin{aligned}
I_{d s} & =\beta\left(1+\lambda V_{d s}\right)\left(V_{g s}-V_{t}\right)^{2} \tanh \left(\alpha V_{d s}\right) \\
g m & =\frac{d I_{d s}}{d V_{g s}}=2 \beta\left(1+\lambda V_{d s}\right)\left(V_{g s}-V_{t}\right) \tanh \left(\alpha V_{d s}\right) \\
g d & =\frac{d I_{d s}}{d V_{d s}} \\
& =\beta\left(V_{g s}-V_{t}\right)^{2}\left[\left(\alpha+\lambda \alpha V_{d s}\right) \operatorname{sech}^{2}\left(\alpha V_{d s}\right)+\lambda \tanh \left(\alpha V_{d s}\right)\right]
\end{aligned}
$$

| GaAs MESFET |  |  |
| :--- | :--- | :--- |
| Model parameter | Value | units |
| V to $^{l}$ | -1.5 | Volt |
| VB1 | 0.8 | Volt |
| ALPHA | 2 | $1 /($ volt $)$ |
| Beta | 0.07 | amp/volt 2 |
| Lambda | 0.05 | $1 /$ (volt) |
| RS | 1 | ohm |
| RD | 1 | ohm |
| CGD | 0.5 | pico-farads |
| CGS | 0.5 | pico-farads |

Table 3.1 TriQuint GaAs MESFET $\mathrm{L}=1 \mu \mathrm{~m}$ and $\mathrm{W}=1000 \mu \mathrm{~m}$ depletion mode process parameters


Figure 3.2 AC equivalent half circuit of the cascode differential amplifier

$$
A_{v 1}=g m Z x
$$

$$
=g m\left(\frac{2}{g m}\right)=2
$$

$$
A_{\mathrm{v} 2}=g \mathrm{mRI}
$$

but $R 1=r_{0} \backslash \backslash r_{0}=\frac{r_{0}}{2}$

$$
A_{v 2}=\frac{g m r_{0}}{2}
$$

$$
\text { Total } A_{Y}=A_{Y 1} A_{Y 2}
$$

$$
=-g m r_{0}
$$

$$
\text { But } r_{0}=\frac{1}{g d}
$$

$$
A_{V}=\frac{-g m}{g d}
$$

Av is the gain of the differential amplifier taken single ended. This means that the differential gain is equal to $-2 A v$ or $-2 \mathrm{gm} / \mathrm{gd}$. The presence of B7 and B8 of Figure 3.1 provides the necessary cascoding. Without these the overall gain would be reduced by half.

The length of all devices is maintained constant at $1 \mu \mathrm{~m}$ and only the width is changed. For $\mathrm{B} 1, \mathrm{~B} 2, \mathrm{~B} 3, \mathrm{~B} 4, \mathrm{~B} 7$, and B 8 the widths are equal to $20 \mu \mathrm{~m}$ and the current source configured MESFET B6 has a width of $40 \mu \mathrm{~m}$. With the rail voltages at +5 V and -5 V , to achieve a proper $D C$ biasing voltage of $\mathrm{V}_{\mathrm{gs}}=-2.5 \mathrm{~V}$, the input to the amplifier has to be level shifted to -2.5 V . This necessitates the need for level shifters at the inputs.

### 3.1.2 Level shifters

To match the DC bias of -2.5 V at the input, the Vin has to level shifted from DC OV to DC -2.5 V . The possible level shifters from the literature are:


Figure 3.3 Different Level Shifters

Figure 3.3(a) which has the requirement of a resistor $R$, needs considerably more area than the diode configured MESFET of Figure 3.3(c).

Figure 3.3 (b) has the advantage that the gain is better than Figure 3.3(c), its gain is very close to 1 . However, the complexity of the circuit necessitates the use of more devices and thus higher overall parasitic capacitances which also means a reduction of bandwidth.

Figure 3.3(c) has the best fit for our specification of wide bandwidth requirement. The diode in this circuit can be constructed using only regular MESFETs with the drain and gate connected. The circuit has a simulated gain of approximately 0.81 .

Therefore, Figure 3.3(c) is selected for the level shifters for the present single stage amplifier as well as any later two stage or three stage design.

Thus the design of the single stage amplifiers is as follows:


Figure 3.4 Complete design of a single stage amplifier


Figure 3.5 Single stage cascode differential amplifier gain \& phase plot
3.2 Improvement of the gain


> C: Cascode differential amplifier LS: Level Shifters

Figure 3.6 Two Stage GaAs MESFET Operational Amplifier


## C: Cascode differential amplifier <br> LS : Level Shifters

Figure 3.7 Three Stage GaAs MESFET Operational Amplifier

The gain of the amplifier can be increased by cascading the single cascode differential amplifiers. It should be noted that the output of the cascode amplifier have a DC bias of +2.5 V which needs to be level shifted to DC -2.5 V before being fed into the input of the next stage which is again a cascode differential amplifier. These can be done as shown in the block diagram in Figure 3.5 and Figure 3.6.

|  | Single | Two Stage | Three Stage |
| :--- | :--- | :--- | :---: |
| DC open loop gain (v/v) | 12.8 | 319 | 7765 |
| Unit gain frequency (GHz) | 10.59 | 10.59 | 10.59 |
| Bandwidth (MHz) | 1500 | 780 | 577 |
| Phase angle (degree) | -140 | -309 | -470 |
| Power Consumption (mW) | 115 | 229 | 343 |

Table 3.2 Single, Two and Three Stages Simulation results

Therefore a two stage and three stage amplifier can be constructed in this way and the results are simulated and compared in Table 3.2. We observe that by increasing the number of cascode stages, the gain of the amplifier can be increased significantly. However, the phase margin will also be worse and become intolerable which means the circuits for the two and three stage amplifier are unstable. This necessitate the presence of compensation to make the phase margin approximately between 45 to 60 degree for stability. Phase margin is a measure of deviation from the phase angle of -180 degree.

### 3.3 Output Stage

### 3.3.1 Class A Output Stage

The output stage chosen for our design is a simple class $A$ output step [12] [13]. The source follower action of the output stage serves to lower the output impedance. Since the amplifier is designed mainly for high frequency use, the output impedance is


Figure 3.8 Class A Output Stage
adjusted to be as close to 50 ohm as possible. This reduction in the output impedance is achieved by increasing the size of the stage transistors, B28, B29, B30 and B31.

The presence of the level shifter represented by B26 and B27 is to try achieve zero offset set voltage at the output. The transistor B31 is present to achieve symmetry at the output as well as to maintain reasonable biasing of the transistors. Two identical current source transistors B31 and B28 contribute to minimizing matching problems. Since the transistor size of B28 and B31 is large, the mismatch is less prominent. A limitation of the Class $A$ output stage is that the power consumption is higher when compared to a Class $A B$ output stage design.

### 3.3.2 Class AB Output Stage



Figure 3.9 Class AB Output Stage

Figure 3.9 shows the design of a Class $A B$ output stage by Taylor [14]. The Class $A B$ action is aimed at minimizing the cross over distortion as well as the power dissipation. The above design is also aimed at making the bias current in the output device more easily controlled.

This Class $A B$ output stage requires the use of an additional level shifter represented by B40 and B41 which will deteriorate the bandwidth of the operational amplifier.

### 3.4 Maximization of Bandwidth

### 3.4.1 Level Shifter Compensation



Figure 3.10 Level Shifter capacitive compensation [15]


Figure 3.11 Impact of Level Shifter capacitive compensation in the phase plot

For the MESFET configured diode, let $r$ denote the total series resistance from $a$ to $b$. With $a$ chosen value $W b$ and $r$, the compensating capacitor C , can be computed via:

$$
\begin{aligned}
w_{b} & =\frac{1}{r c} \\
c & =\frac{1}{w_{b} r}
\end{aligned}
$$

Depending on the range of frequency where compensation is most needed the phase margin can be subsequently improved.

Single stage GaAs Op Amp with level shifter compensation $\mathrm{C}=10 \mathrm{p}$
Date/Time run: 04/28/92 15: 16: 34 Temperature: 27.0


Figure 3.12 Single stage cascode differential amplifier with capacitive compensation gain \& phase plot

### 3.4.2 Inductive Frequency Compensation



Figure 3.13 Compensation by embedded inductor [16]


Figure 3.14 Impact of embedded inductor on the phase plot

Replacing the active load with the active inductive load is shown in Figure 3.13. The effective load instead of just being rd as in the active load case, will be $r_{d}+j_{w L}(1+g m r d)$. The derivation is as follows:


Figure $3.15 \quad A C$ equivalent circuit of embedded inductor

$$
\begin{equation*}
V_{g s}=I_{x} j w L \tag{1}
\end{equation*}
$$

KCL at node $X$,

$$
\begin{equation*}
I_{x}+g m V_{g s}-\frac{\left(V_{x}-V_{g s}\right)}{r_{d}}=0 \tag{2}
\end{equation*}
$$

Solving (1) and (2)

$$
Z_{x}=r_{d}+j w L\left(1+g m r_{d}\right)
$$



Figure 3.16 Cascode amplifier with inductive compensation

$$
\begin{aligned}
& A_{v}=\frac{g m r_{d} r_{d}\left[1+\frac{j w L}{r_{d}}\left(1+g m r_{d}\right]\right]}{r_{d}\left[1+\frac{j w L}{r_{d}}\left(1+g m r_{d}\right)\right]} \\
& A_{v}=\frac{g m r_{d}\left(1+\frac{j w}{W_{d}}\right)}{\left(1+\frac{j w}{W_{b}}\right)} \\
& W_{d}=\frac{L}{r_{d}}\left(1+g m r_{d}\right) \\
& W_{b}=\frac{L}{2 r_{d}}\left(1+g m r_{d}\right)
\end{aligned}
$$

$$
\begin{aligned}
& \text { i.e. } w_{b}=2 W_{a} \\
& W_{a}=\frac{r_{d}}{L\left(1+g m r_{d}\right)} \\
& \text { with } L=6 \mathrm{nH} \\
& W_{a}=30 \times 10^{9} \\
& \text { i.e } f a=5 \mathrm{Ghz}
\end{aligned}
$$

Therefore, adding inductor in the circuit can help in the compensation.

Single stage GaAs with inductors (30ntl) compensation Op Amp



Figure 3.17 Single stage cascode differential amplifier with inductive compensation gain \& phase plot

### 3.4.3 Compensation of composite cascode amplifier



Figure 3.18 Block diagram of compensated composite cascode differential amplifier

| R1 | R2 | Cc3 | Corner Freq. | Unity Gain Freq | Phase | Gain |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| ( $\Omega$ ) | ( $\Omega$ ) | (fF) | $\mathrm{Fc}(\mathrm{Hz})$ | $\mathrm{Ft}(\mathrm{Hz})$ | (degree) | $\mathrm{Av}(\mathrm{V} / \mathrm{v})$ |
| - |  | - | 526M | 9.08 G | -537.0 | 6761 |
| 144k | 144k | 10 | 119M | 8.52 G | -124.0 | 2070 |
| 72k | 72k | 10 | 201M | 8.52 G | -124.0 | 1229 |
| 7.5k | 7.5k | 30 | 423M | 7.71G | -100.0 | 179 |
| 4.5k | 4.5k | 30 | 606M | 7.71 G | -104.0 | 120 |
| 3.5 k | 3.5k | 30 | 692M | 7.71G | -104.0 | 100 |
| 3.5 k | 3.5k | 20 | 895M | 7.84 G | -113.0 | 100 |
| 3.5 k | 3.5k | 15 | 1.04G | 7.46G | -108.0 | 100 |
| 3.5 k | 3.5k | 10 | 1.15G | 7.62G | -115.0 | 100 |
| 3.5 k | 3.5 k | 5 | 1.14G | 7.78G | -122.0 | 100 |
| 3.5 k | 3.5k | 1 | 1.03G | 7.78G | -128.9 | 100 |

Table 3.3 Embedded compensation effect on the composite cascode differential amplifier

The compensation is achieved via $\mathrm{R} 1, \mathrm{R} 2$ and Cc 3 as shown in the above Figure 3.18. The technique used with Cc 3 is feedforward compensation [18]. On the other hand, the feedback resistor is source followed prior to feedback to prevent any feedforward effects. As can be seen from Table 3.3, the combination $\mathrm{R} 1=3.5 \mathrm{k}, \mathrm{R} 2=3.5 \mathrm{k}$ and $\mathrm{Cc} 3=10 \mathrm{fF}$ has the maximum corner frequency at $\mathrm{Fc}=1.15 \mathrm{GHz}$, therefore this combination is selected. This is in reality a complex embedded compensation technique.


Figure 3.19 Circuit diagram of composite cascode differential amplifier



### 3.5 Slew Rate Determination



Figure 3.22 Test Circuit for Slew Rate determination


Figure 3.23 Pulse response for +/- 1V step input

To test the large signal performance of the circuit as well as its stability, a step function of $+/-1 \mathrm{~V}$ is applied at the input. The test circuit shown in Figure 3.22 is configured as unity gain amplifier. The slew rate which is a large signal phenomena can be found this way. The typical value for an MOS operational amplifier is 1 to $20 \mathrm{v} / \mu \mathrm{s}$. However, for our composite cascode differential amplifier the slew rate is $100 \mathrm{~V} / \mu \mathrm{s}$ for a $+/-1 \mathrm{~V}$ output swing.

## 4 Process Variation

4.1 Process variations in the composite cascode differential amplifier

|  |  |  |  |
| :--- | :--- | :--- | :--- |
| \% $\Delta$ | VTO | Gain | \% |
| VTO |  | Av (V/V) | Gain |
| 10 | -1.350 | 110.8 | 10.8 |
| 5 | -1.425 | 105.8 | 5.80 |
| 3 | -1.455 | 103.8 | 3.80 |
| 1 | -1.485 | 101.8 | 1.80 |
| 0 | -1.500 | 100.0 | 0 |
| -1 | -1.515 | 99.80 | 0.20 |
| -3 | -1.545 | 97.80 | 2.20 |
| -5 | -1.575 | 95.80 | 4.20 |
| -10 | -1.650 | 90.40 | 9.60 |

Table 4.1 Composite cascode differential amplifier VTO variation

| \% $\Delta$ | lambda | Gain | $\% \Delta$ |
| :---: | :---: | :---: | :---: |
| lambda |  | Av (V/V) | Gain |
| 10 | 0.0550 | 89.9 | 10.1 |
| 5 | 0.0525 | 95.1 | 4.90 |
| 3 | 0.0515 | 97.3 | 2.70 |
| 1 | 0.0505 | 99.6 | 0.40 |
| 0 | 0.0500 | 100.0 | 0 |
| -1 | 0.0495 | 102.0 | 2.00 |
| - 3 | 0.0485 | 104.6 | 4.60 |
| - 5 | 0.0475 | 107.2 | 7.20 |
| -10 | 0.0450 | 114.3 | 14.3 |

Table 4.2 Composite cascode differential amplifier Lambda variation

| \% | Beta | Gain | $\% \Delta$ |
| :--- | :--- | :--- | :--- |
| Beta |  | Av (V/v) | Gain |
| 10 | 0.0770 | 104.4 | 4.40 |
| 5 | 0.0735 | 102.7 | 2.70 |
| 3 | 0.0721 | 102.0 | 2.00 |
| 1 | 0.0770 | 101.2 | 1.20 |
| 0 | 0.0700 | 100.0 | 0 |
| -1 | 0.0693 | 100.4 | 0.40 |
| -3 | 0.0679 | 99.6 | 0.40 |
| -5 | 0.0665 | 98.7 | 1.30 |
| -10 | 0.0630 | 96.4 | 3.60 |

Table 4.3 Composite cascode differential amplifier Beta variation

Normally a $3 \%$ change in parameter should not result in a more than $5 \%$ change in circuit specification to achieve a reasonable yield of $75 \%$. Table 4.1 shows that a $3 \%$ variation in VTO results in a change of $3.8 \%$ in gain which is acceptable. Similarly, a $+3 \%$ change in Lamda results in a $2.7 \%$ change in gain. For Beta variations, a $+3 \%$ change as in Table 4.3 results in a only a $1.2 \%$ change in the gain. Thus our Composite Cascode Differential Amplifier is stable under process variations.

### 4.2 Larson's Circuit

### 4.2.1 Introduction



Figure 4.1 Bootstrapped Gain-Enhancement Techniques

Larson's circuit [1] consists of a bootstrapped circuit which is an implementation of Abidi's [19] differential bootstrapped technique as indicated in Figure 4.1.

The high output impedance is obtained by making the positive feedback G close to one.

$$
G=\frac{g_{m} 3^{*} r d s_{3}}{\left(1+g_{m} 3^{* r d s} 3\right)}
$$

Assuming for identical devices for B1 and B2,

$$
A v=\frac{\left(g m_{1}{ }^{*} r d s_{1}\right)}{(1-G)}
$$

### 4.2.2 Larson's Circuit Diagram



Figure 4.2 Larson's GaAs operational amplifier

Larson extended on Abidi's idea by implementing the current source $X$ by using B3, B4 and B6 as in Figure 4.2. The source follower action of B3 and B6 ensure that B4 is always saturated. Sizing B3 and $B 6$ to be 4 times that of B 4 helps to ensure that the first stage works over a large range of bias conditions. This configuration will also result in a high output impedance at the source of B4.

$$
A v=\frac{\left(g_{m 3} * r d s_{3} * g_{m 6} * r d s_{6} * r d s_{4} * g_{m 1}\right)}{2\left(g_{m 6} * r d s_{6}+g_{m 3} * r d s_{3}\right)}
$$

For the first stage the gain at output node (11) is $=114$. The overall gain of the complete amplifier is 109. All gain that is required is provided by the first stage with some degradation after passing through the level shifter and output stage.

The source follower action of B9 and B10 help to transfer voltage at node 11 and 17 with minimal drop at node 19 and 15 respectively. The MESFET connected diodes helps to achieve a zero offset voltage.

By reducing the width of any MESFET connected diodes, which increases the effective resistance, a higher Vd can be obtained. Therefore, an accurate zero output offset voltage can be readily obtained by adjusting the width of the device.

The output offset voltage of this stage is $=0.477 \mathrm{~V}$. The output resistance is $50.4 \Omega$ to match the specified output load $50 \Omega$. This
ensures as little reflection back into the output node as possible. The $50.4 \Omega$ output resistance is obtained by varying the width of B13, B14, B15, and B16.

For stability, the circuit needs to be compensated by a pole zero cancellation technique via Cc1 and Rc1

|  |  |  |  |  |
| :---: | :---: | :--- | :--- | :--- |
| Vref (Volts) | Gain (Av) | $\mathrm{Wc}(\mathrm{MHz})$ | $\mathrm{Wt}(\mathrm{GHz})$ | Phase (Degree) |
| -2.0 | 14.9 | 323.0 | 3.8 | -115.7 |
| -3.0 | 57.6 | 85.0 | 3.6 | -111.0 |
| -3.1 | 79.0 | 60.0 | 3.8 | -111.0 |
| -3.2 | 108.0 | 42.0 | 3.8 | -110.0 |
| -3.3 | 108.0 | 42.0 | 3.8 | -108.0 |
| -3.4 | 76.0 | 55.1 | 3.8 | -107.0 |
| -3.5 | 51.0 | 80.0 | 3.6 | -105.0 |
| -4.0 | 9.2 | 85.0 | 2.5 | -94.0 |

Table 4.4 Variation of overall gain with different Vref biasing

The above table show circuit parameter variations with different values of Vref. Depending on the requirement of the user, there is a trade off of lower band width for higher gain.

The overall voltage gain can be increased to 248.9 by choosing a device width of $4000 \mu \mathrm{~m}$ for B1, B2 and B5. These unrealistic values will substantially increase the area required. This will also defeat the purpose of the bootstrapped circuit which uses substantially more devices compared to the traditional circuit implementation.


Figure 4.3 Larson's circuit gain \& phase plot

### 4.2.3 Process variations in the Larson's Circuit

| $\% \Delta$ in | VTO | Gain | \% 4 in |
| :---: | :---: | :---: | :---: |
| VTO | (V) | Av(v/v) | Gain |
| 10 | -1.350 | 72.8 | 33.0 |
| 5 | -1.425 | 124.0 | 14.1 |
| 3 | -1.455 | 132.5 | 21.9 |
| 1 | -1.485 | 119.2 | 9.66 |
| 0 | -1.500 | 108.7 | 0 |
| -1 | -1.515 | 98.1 | 9.75 |
| -3 | -1.545 | 80.1 | 26.3 |
| 5 | -1.575 | 66.5 | 38.8 |
| -10 | -1.650 | 45.0 | 58.6 |

Table 4.5 Larson's amplifier VTO variation

| $\% \Delta$ in <br> Lambda | lambda | Gain <br> Av (v/v) | $\% \Delta$ in <br> gain |
| :--- | :--- | :--- | :--- |
| 10 | 0.0550 | 103.3 | 4.97 |
| 5 | 0.0525 | 105.9 | 2.58 |
| 3 | 0.0515 | 107.0 | 1.56 |
| 1 | 0.0505 | 108.1 | 0.55 |
| 0 | 0.0500 | 108.7 | 0 |
| -1 | 0.0495 | 109.2 | 0.45 |
| -3 | 0.0485 | 110.4 | 1.56 |
| -5 | 0.0475 | 111.6 | 2.68 |
| -10 | 0.0450 | 114.7 | 5.52 |

Table 4.6 Larson's amplifier Lambda variation

| \% $\Delta$ in <br> Beta | Beta | Gain <br> Av (v/v) | $\% \Delta$ in <br> gain |
| :--- | :--- | :---: | :---: |
| 10 | 0.0770 | 105.5 | 2.94 |
| 5 | 0.0735 | 106.8 | 1.75 |
| 3 | 0.0721 | 107.8 | 0.83 |
| 1 | 0.0770 | 108.3 | 0.37 |
| 0 | 0.0700 | 108.7 | 0 |
| -1 | 0.0693 | 109.1 | 0.37 |
| -3 | 0.0679 | 109.8 | 1.01 |
| -5 | 0.0665 | 110.6 | 1.74 |
| -10 | 0.0630 | 112.6 | 3.58 |

Table 4.7 Larson's amplifier Beta variation

As mentioned in section 4.1, for the TriQuint 1 processes, a $+/-3 \%$ change in process parameters should result in no more than $5 \%$ change in gain in order to achieve a reasonable yield. Table 4.5 shows clearly that a VTO change of $3 \%$ result in a corresponding change of $21.9 \%$ in gain. On the other hand, Table 4.6 and Table 4.7 show that the circuit is more tolerable to Lamda and Beta variations.

Furthermore, the circuit is extremely sensitive to variation in the device width of $\mathrm{B} 3, \mathrm{~B} 4$ and B 6 . To optimize the voltage gain the widths of B 6 and B 3 have to be 4 times that of B 4 , a rule which has to be followed. In addition, to get maximum voltage gain, the Vref has to be biased fairly accurately. As shown for the $1 \mu \mathrm{~m}$ technology results, the Vref has to be between -3.2 to 3.3 V to obtain a gain of
109. Any variation of Vref will substantially degrade the voltage gain. For instance, a circuit with Vref=-3.5 has a voltage gain cut by half to 51 .

### 4.3 Toumazou's Circuit

### 4.3.1 Introduction

The following is a GaAs operational amplifier proposed by Toumazou [20] [21] [22].

### 4.3.2 Toumazou's Circuit Diagram



First Stage
Figure 4.4 First Stage or Differential to Single-ended converter of Toumazou's Composite Operational Amplifier

The first stage is a differential to a single-ended converter. B3 and B7 represent the a current mirror with their gates and sources cross coupled. The gain of the first stage is constrained by
the biasing requirement of the second or gain stage. As will be shown later, optimum biasing occurs when the output node 9 , as shown in the Figure 4.4 is set as closed to $\mathrm{DC}-5 \mathrm{~V}$ as possible. By varying the width of the MESFET connected diodes, a level shifted DC bias point of -5.0026 V is obtained for the critical node 9 . With this constrained the gain attainable from the first stage is relatively low at approximately 4.86 .


Second Stage or Gain Stage

Figure 4.5 Second Stage or Double Cascode Current Mirror and Pushpull Amplifier of Toumazou's Composite Operational Amplifier

|  |  |
| :---: | :--- |
| VBAIS | Gain |
| (V) | $\operatorname{Av}(\mathrm{V} / \mathrm{v})$ |
| -4.00 | 0.8 |
| -4.90 | 3.2 |
| -4.95 | 7.7 |
| -4.99 | 88.9 |
| -5.00 | 355.0 |
| -5.01 | 88.0 |
| -5.10 | 4.0 |

Table 4.8 The effect of biasing on the critical node 9 .

With proper biasing, the second stage can provide a gain of 355. The second stage is configured as a double cascode current mirror and push-pull amplifier. It is extremely sensitive to VBIAS changes as indicated in Table 4.11.


Figure 4.6 Complete Toumazou's Composite Operational Amplifier with Compensation

Thus a composite amplifier consisting of the first stage and the second stage can be obtained as in Figure 4.5. The output stage is a Class A design with the width of B16 and B17 set at $100 \mu \mathrm{~m}$ so as the output impedance at node 40 is set as closed to $50 \Omega$ as possible. The large areas of B16 and B17 account for this reduced impedance. The circuit is compensated using the pole zero cancellation compensation technique as indicated by R1 and C1.


Figure 4.7 Toumazou's circuit gain \& phase plot

After compensation, an open loop gain of 1610, corner frequency of 648.6 KHz and a unity gain frequency of 967 MHz are obtained for a compensated phase margin of 43.5 degree.

The following tables represent the effect of process variations. The drastic changes in the value of the gain indicate that the circuit is sensitive to process variations.

### 4.3.3 Process variations in the Toumazou's Circuit

| \% $n$ in | VTO | Gain | $\% \Delta$ in <br> Gain |
| :--- | :---: | :--- | :--- |
| VTO | (V) | Av (v/v) | 99.6 |
| 10 | -1.350 | 6.7 | 98.8 |
| 5 | -1.425 | 20.0 | 97.3 |
| 3 | -1.455 | 43.0 | 84.7 |
| 1 | -1.485 | 246 | 0 |
| 0 | -1.500 | 1610 | 85.3 |
| -1 | -1.515 | 237 | 96.7 |
| -3 | -1.545 | 52.7 | 98.2 |
| -5 | -1.575 | 28.9 | 99.1 |
| -10 | -1.650 | 13.7 |  |

Table 4.9 Toumazou's amplifier VTO variation

| \% $\Delta$ <br> Lambda <br> 10 | Lambda | Gain <br> Av (v/v) | $\% \Delta$ in <br> Gain |
| :---: | :---: | :---: | :---: |
| 5 | 0.0550 | 932.0 | 42.1 |
| 3 | 0.0525 | 1484.0 | 7.83 |
| 1 | 0.0515 | 1546.0 | 3.98 |
| 0 | 0.0505 | 1590.0 | 1.24 |
| -1 | 0.0495 | 1610.0 | 0 |
| -3 | 0.0485 | 1660.2 | 1.12 |
| -5 | 0.0475 | 1671.0 | 3.70 |
| -10 | 0.0450 | 852.0 | 41.1 |

Table 4.10 Toumazou's amplifier Lambda variation

| \% |  |  |  |
| :---: | :---: | :---: | :---: |
| Beta | Beta | Gain <br> Av(v/v) | $\% \Delta$ in <br> Gain |
| 10 | 0.0770 | 46.2 | 97.1 |
| 5 | 0.0735 | 105.7 | 93.4 |
| 3 | 0.0721 | 214.8 | 86.7 |
| 1 | 0.0770 | 1437.0 | 10.7 |
| 0 | 0.0700 | 1610.0 | 0 |
| -1 | 0.0693 | 1478.0 | 8.20 |
| -3 | 0.0679 | 200.0 | 87.6 |
| -5 | 0.0665 | 86.2 | 94.6 |
| -10 | 0.0630 | 28.9 | 98.2 |

Table 4.11 Toumazou's amplifier Beta variation

For a reasonable yield of above $75 \%$, a $+/-3 \%$ change in a parameter should not result in more than $5 \%$ change in circuit specifications. Table 4.9 and Table 4.10 show that the Toumazou's circuit could not withstand a $3 \%$ change in VTO and Beta.

### 4.4 Circuit process variations conclusion

For a Lamda parameter variation all three circuits meet the $3 \%$ process variation as shown in the Tables from section 4.1 through 4.3, Toumazou's circuit fails to meet the yield requirement for Beta and VTO variations. Larson's circuit is better when compared to Toumazou's design, however, Larson's circuit fails the VTO process variation test.

Our composite differential amplifier is more resistant to process variations, thus our principle objective is accomplished. It is superior to Larson's circuit because it does not require an accurate biasing at Vref. This accurate biasing requirement resulted in Larson's circuit not being commercially viable with the current depletion MESFET processes. In the same manner, Toumazou's circuit contains a critical node 9 which need to be accurately biased to achieve any gain. Given the maturity of the current commercially available technology, our circuit is predicted to be to have a higher yield rate.

## 5. Summary

GaAs MESFET technology has not reached the state of maturity when compared to Silicon MOSFET's or bipolars to be a viable threat yet. As the technology improves, better process control will bring higher yields which ultimately will mean a higher level of circuit integration. The higher speed advantage of GaAs MESFET's over silicon cannot be ignored and would be the main driving force behind MESFET device modelling and fabrication technology improvements.

The simple Curtice model is selected in view of the fact that the circuit we have designed is not targeted for use in large-signal microwave applications and that our process parameters which have been chosen from TriQuint Semiconductor have a reasonable pinch off voltage of -1.5 V . The Curtice or PSpice level 1 circuit model works well if the transistors operate near ldss. However if the devices operate at small fraction of ldss and /or low $\mathrm{V}_{\mathrm{ds}}$, the drain-to-source resistance $r d s$ does not increase as much as Pspice predicts. The Curtice model is not an accurate predictor for circuit behavior over a wide range of Ids and Vgs . These limitations of the modelling have been observed and our circuit is designed so as not to violate these constraints.

Our composite cascode differential amplifier has a high bandwidth of 1.15 GHz . It has been simulated using a PSpice level 1 circuit model with TriQuint Semiconductor $1 \mu \mathrm{~m}$ depletion mode
parameters. Different kinds of compensation techniques have been investigated and the complex embedded compensation technique proved to be most suitable for our particular design.

Our circuit is also found to be more stable with respect to process variations when compared to Toumazou's and Larson's circuits. As such, it is anticipated that the yield of our design is higher, thus making it commercially viable with the present technology.

As the demand for satellite , optical and other mass communication systems increases, the need for high speed circuits operating into the tens of gigahertz will be higher. Therefore, an interesting follow-on to this work might be to simulate the circuit using reduced gate lengths of $0.5 \mu \mathrm{~m}$ so as to obtain higher speed.

In addition, to make the simulation more realistic, the operational amplifier should be resimulated with wiring inductance at all its inputs and output. Dominant parasitic capacitances and inductors from the layout should be included in the simulation. Another area of future work may be to resimulate circuit to investigate the power supply tolerance and also the noise.

## 6. References

[1] Larson, E. L. et al, " An ultrahigh-speed GaAs Mesfet operational amplifier," IEEE Journal of Solid-State Circuits, vol. 24, no. 6, pp. 1523-1528, December 1989.
[2] Toumazou, C. and Haigh, D. G., "Design of GaAs operational amplifiers for analog sampled data applications," IEEE Trans. on Circuits and Systems, vol. 37, no. 7, pp. 922-935, July 1990.
[3] Long, S. I., and Butner, S. E., Gallium Arsenide Digital Integrated Circuit Design, New York: McGraw-Hill, 1990.
[4] Curtice, W. R., "A MESFET model for use in the design of GaAs Integrated Circuits," IEEE Trans. MTT, vol. MTT-28, pp. 448-456, May 1980.
[5] Curtice, W. R., "GaAs MESFET Modelling and Nonlinear CAD," IEEE IEEE Trans. MTT, vol. MTT-36, pp. 220-230, February1988.
[6] Statz, H., el al, "GaAs FET Device and Circuit Simulation," IEEE Trans. on Electron Devices, vol. ED-34, February 1987.
[7] Tajima Y., et al, "GaAs FET Large-Signal Model and its Application to Circuit Designs," IEEE Trans. on Electron Devices, vol. ED-28, February 1981.
[8] Tajima, Y., and Miller, P. D., "," IEEE Trans. MTT, vol. MTT-28, pp. 448-456, May 1980.
[9] McCamant, A. J., at al, "An Improved GaAs MESFET Model for SPICE" IEEE Trans. MTT, vol. 38, no.6, pp.822-824, June 1990.
[10] Kacprzak, T. and Materka, A., "Compact dc Model of GaAs FET's for Large-Signal Computer Calculation," IEEE Journal of SolidState Circuits, vol. SC-18, pp. 211-213, April 1983.
[11] Materka, A. and Kacprzak, T., "Computer Calculation of Large-Signal GaAs FET Amplifier Characteristics" IEEE Trans. MTT, vol. MTT-33, pp. 129-135, February 1985.
[12] Sheinberg, N., "High-speed GaAs operational amplifier," IEEE J. Solid-State Circuits, vol. sc-22, no. 4, pp. 522-527, August 1987.
[13] Scheinberg, N., "Designing high speed operational amplifiers with GaAs Mesfets," IEEE, pp. 193-198,1987.
[14] Taylor, S. S., "Gallium Arsenide Class AB output stage," United States Patent, patent no. 4970471, 13th November 1990.
[15] Taylor, S. S., "Linear GaAs Design," design course provided by TriQuint, 1992.
[16] Bayruns, R. J., Scheinberg, N., and Goyal, G., "An 8ns monolithic GaAs sample and hold amplifier," ISSCC Dig. Tech. (New York), pp. 42-43, 1987.
[17] Bayruns R. et al, " A5K 2GHz GaAs Transimpedance Amplifier Using a Low-Noise Active Load," IEEE International Solid-State Circuits Conference, session 17, pp. 272-273, February 1991.
[18] Sansen, W. and Chang, Z. Y., "Feedforward compensation techniques for high-frequency CMOS amplifiers, " IEEE J. SolidState Circuits, vol. 25, no. 6, pp.1590-1595, December 1990.
[19] Abidi, A. A., "An analysis of bootstrapped gain enhancement techniques," IEEE J. Solid-State Circuits, vol. sc-22, no. 6, pp.1200-1204, December 1987.
[20] Toumazou, C.,and Haigh, D. G., "Design of a high-gain, singlestage operational amplifier for GaAs switched-capacitor filters," Electronics Letters, vol. 23, no. 14, , pp. 752-754, July 1987.
[21] Toumazou, C., and Haigh, D. G., "Level-shifting differential to single-ended convertor circuits for GaAs MESFET implementation," Electronics Letters, vol. 23, no. 20, pp. 10531055, September 1987.
[22] Haigh, D. G. and Everard, J. K. A., GaAs Technology and its Impact on Circuits and Systems, London: Peter Peregrinus, 1989.
7. Appendices

# Appendix 1. PSpice simulation for the composite cascode differential amplifier with Class A output stage 

```
VDD }40\mathrm{ DC 5
vSS }80\mathrm{ DC -5
vIN1 1 O AC 1m
* Pirse seage cascode differmntial amplifier
B1 2 603 3 G1 0.02
B2 
B3 4 10 10 G1 0.02
B4
B8 12 0 % S G1 0.02
*
** Pirse seage input level shifcer CO -2.SV
813 21 18 23 G1 0.02
B14 22 15 23 G1 0.02
B15 & 19 19 G1 0.02
B15 & % 20 20 G1 0.02
B17 - 23 8, 8
B18
B19 20 0 22 G1 0.02
** Second stage input level shifter to -2.5V
B21 4 12 13 G1 0.02
B07 13 13 13 14 G1 0.013
BD8 14 14 140 G1 0.013
BD9 140 140 i41 G1 0.013
BD10 141 141 142 G1 0.013
BD11 142 142 143 G1 0.013
BD12 143 143 15 GI 0.013
B22 15 8 8 8 G1 0.02
```



```
B27 27 8 8 GI 0.02
BD25 24 24 25 G1 0.015
BD26 25 25 26 G1 0.015
BD27 26 26 27 G1 0.015
B28 42 8 8 G1 0.114
B29 40 27 41 G1 0.114
B30 4 24 40 G1 0.114
B31 41 42 42 G1 0.114
** Compensation
RI 206 703 3.5K
R2 306 603 3.5R
Ce3 15 27 10E
+
** ANALYSIS
.MODEL GI GASFET(level-1 VTO=-1.5 BETA=0.07 LAMBDA=0.05 RD=1 RS=1
+ VBI=0.8 CGS=0.5E-12 CGD=0.5E-12 IS=1E-14 FC=0.5)
.TE V(41) VINI
.OP
.AC DEC 10 1MEG IOOG
. PROEE
. END
```


## **** GaAs MESFET MODEL PARAMETERS

|  | $G 1$ |
| ---: | :---: |
| LEVEL | 1 |
| VIO | -1.5 |
| VEI | .8 |
| ALPEA | 2 |
| B | .3 |
| BETA | .07 |
| LAMDA | .05 |
| RD | 1 |
| RS | 1 |
| CGD | $500.000000 E-15$ |
| CGS | $500.000000 E-15$ |

******* 12/14/91 ******* PSpice 4.03 - January, 1990 ****** $25: 15: 04$ ******

GaAs OP_AMP with compensation
**** SMALE SIGNAL BIAS SOLUTION TEMPERATURE = 27.000 DEGC

|  | DE | VOLTAGE |  | IODE | VOLTAGE |  | RODE | VOLTAGE |  | NODE | VOLTAGE |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| $($ | 1) | 0.0000 | 1 |  | -424.3E-06 | $($ | 3) | -2.4931 | 1 | 4) | 5.0000 |
| $($ |  | -414.9E-06 | $($ | 8) | -5.0000 | $($ | 10) | 2.4930 | 1 | 12) | 2.4932 |
| $($ | 13) | 2.4964 | $($ | 14) | 1.6473 | 1 | 15) | -2.5978 | 1 | 16) | 2.4962 |
| 1 | 17) | 1.6472 | 1 | 18) | -2.5979 | 1 | 19) | 2.5938 | 1 | 20) | 2.5900 |
| $($ | 21) | . 0057 | $($ | 22) | . 0055 | 1 | 23) | -2.5919 | 1 | 24) | 2.4886 |
| $($ | 25) | 1.6762 | $($ | 26) | . 8638 | 1 | 27) | . 0514 | 1 | 40) | 2.4882 |
| ( | 41) | . 0487 | $($ | 42) | -2.4756 | 1 | 61) | . 0039 | 1 | 62) | . 0018 |
| $($ | 63) | -2.5167 | 1 | 73) | 2.5879 | 1 | 74) | 1.7367 | 1 | 75) | -2.5193 |
| 1 | 861 | 2.5914 | 1 | 87) | 1.7401 | 1 | 88) | -2.5163 | 1 | 140) | . 7983 |
| $($ | 141) | -. 0507 | $($ | 142) | -. 8997 | 1 | 143) | -1.7487 | 1 | 170) | . 7982 |
| $($ | 171) | . .0508 | 1 | 172) | -. 8998 | 1 | 173) | -1.7489 | 1 | 190) | 2.5636 |
| 1 | 200) | 2.5891 | $($ | 201) | 1.7390 | 1 | 202) | . 8890 | 1 | 203) | . 0389 |
| ( | 204) | -. 8112 | ( | 205) | -1.6612 | 1 | 206) | -2.5113 | 1 | 300) | 2.5891 |
| $($ | 301) | 1.7391 | $($ | 302) | . 8890 | 1 | 303) | . 0389 | 1 | 304) | -. 8111 |
| $($ | 305) | -1.6612 | $($ | 306) | -2.5112 | 1 | 600) | . 0672 | 1 | 601) | -. 7861 |
| ( | 6021 | -1.6394 | $($ | 603) | -2.4926 | 1 | 700) | . 0672 | 1 | 701) | -. 7861 |
| $($ | 702) | -1.6394 | ( | 703) | -2.4926 | 1 | 740) | . 8855 | $($ | 741) | . 0343 |
| $($ | 742) | -. 8169 | $($ | 743) | -1.6681 | 1 | 870) | . 8888 | $($ | 871) | . 0376 |
| 1 | 872) | -. 8137 | $($ | 873) | -1.6650 |  |  |  |  |  |  |

[^0]| VDD | $-5.9488-02$ |
| :--- | ---: |
| VSS | $5.948 E-02$ |
| VINI | $5.068 \mathrm{E}-12$ |

TOTAL POWER DISSIPATION 5.95E-01 WATIS
＊＊＊＊＊ $12 / 14 / 91$＊＊＊＊＊＊PSpict 4．03＊Janumyy，1990＊＊＊＊＊＊＊15：15：04＊＊

GaAs OP＿Aup wich compensation
＊＊＊OPERATING POINT INEORMATION TEMPERATURE＝27．000 DEG C

| NAME | B1 | 82 | B3 | 34 | 86 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MODEL | G1 | G1 | G1 | G1 | G1 |
| ID | 2．86E－03 | 2．862－03 | 2．86E－03 | 2．86E－03 | 5．73E－03 |
| VGS | 4．48E－04 | 4．43E－04 | 0．00E＋00 | $0.00 E+00$ | $0.00 E+00$ |
| VDS | $2.49 \mathrm{E}+00$ | 2．49E＋00 | 2．515＋00 | 2．51E＋00 | $2.515+00$ |
| GM | 4．225．03 | 4．225－03 | 4．225－03 | 4．22E－03 | 8．44E－03 |
| GES | 1．325．04 | 1．325．04 | 1．32E－04 | 1．32E－04 | 2．64E－04 |
| CGS | 9．215－15 | 9．215－15 | 9．215－15 | 9．21E－15 | $1.84 \mathrm{E}-14$ |
| CGD | 5．045－15 | 5．04E－15 | S．035－15 | 5．03E－15 | 1．015－14 |
| CDS | $0.00 E+00$ | $0.005+00$ | $0.005+00$ | $0.00 E+00$ | 0．005＊00 |
| NAME | B7 | 88 | 89 | B10 | BDI |
| MODEL | G1 | G1 | G1 | G1 |  |
| ID | 2．86E－03 | 2．86こ－03 | 2．875－03 | 2．86E－03 | 2．86E－03 |
| VGS | 4．24E－04 | 4．15E－04 | －6．725－02 | 0．00E＋00 | 8．535－01 |
| VDS | $2.49 \mathrm{E}+00$ | $2.495+00$ | 4．93E－00 | $2.51 E+00$ | 8．535－01 |
| GM | 4．22E－03 | 4．22E－03 | 4．45E－03 | 4．22E－03 | 2．685－03 |
| GDS | 1．32E－04 | 1．32E－04 | 1．16E－04 | 1．32E－04 | 4．715－03 |
| CGS | 9．21E－15 | 9．21E－15 | 8．90E－15 | 9．21E－15 | 1．19E－14 |
| CGD | 5．04E－15 | 5．04E－15 | 3．76E－15 | 5．03E－15 | 7．64E－15 |
| CLS | $0.00 E+00$ | $0.005+00$ | $0.005+00$ | $0.00 E+00$ | $0.00 E+00$ |
| Nav | 3 D 2 | 803 | B11 | 312 | BD4 |
| MODEL | G1 | G1 | G1 | G1 | G1 |
| ID | 2．86E－03 | 2．86こ－03 | 2．87E－03 | 2．86E－03 | 2．86玉－03 |
| VGS | 8．53E－01 | 8．53E－01 | －6．72E－02 | $0.005+00$ | 8．53E－01 |
| VDS | 8．53E－01 | 8．53E－01 | $4.93 E+00$ | $2.515+00$ | 8．53E－01 |
| GM | 2．68E－03 | 2．68E－03 | 4．45E－03 | 4．22E－03 | 2．68E－03 |
| GDS | 4．71E－03 | 4．71E－03 | 1．16E－04 | 2．32E－04 | 4．71E－03 |
| CGS | 1．19E－14 | 1．19E－14 | 8．905－15 | 9．215－15 | 1．19E－14 |
| CGD | 7．64E－15 | 7．64E－15 | 3．76E－15 | 5．03E－15 | 7．64E－15 |
| CDS | $0.00 E+00$ | $0.00 \mathrm{E}+00$ | $0.005+00$ | 0．00E＋00 | $0.005+00$ |
| NAME | BD5 | ED6 | E13 | B14 | 815 |
| MODEL | G1 | G1 | GI | GI | G1 |
| ID | 2．86E－03 | 2．86E－03 | 2．85E－03 | 2．85E－03 | 2．85E－03 |
| VGS | 8．53E－01 | 8．53E－01 | －5．98E－03 | －5．86E－03 | $0.00 E+00$ |
| Vos | 8．53E－01 | 8．53E－01 | 2．60E＋00 | $2.60 E+00$ | 2．41E＋00 |
| GM | 2．6aE－03 | 2．68E－03 | 4．223－03 | 4．22E－03 | 4．20E－03 |
| GDS | 4．715－03 | 4．71E－03 | 1．30E－04 | 1．30E－04 | 1．34E－04 |


| CGS | 1．19E－14 | 1．19E－14 | 9．18E－15 | 9．18E－15 | 9．21E－15 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CGD | 7．64E－15 | 7．64E－15 | 4．95E－15 | 4．95E－15 | 5．118－15 |
| CDS | $0.008+00$ | 0．00E＋00 | $0.00 E+00$ | 0．00E＋00 | 0．00E＋00 |
| NAME | B16 | 817 | 818 | 819 | 821 |
| MODEL | GI | Gi | G1 | G1 | G1 |
| ID | 2．85E－03 | 5．70E－03 | 2．85E－03 | 2．85E－03 | 2．85E－03 |
| VGS | $0.00 E+00$ | $0.00 E+00$ | －5．69E－03 | －5．46E－03 | －3．20E－03 |
| vos | $2.41 E+00$ | 2．41E＋00 | 2．59E＋00 | $2.58 \mathrm{E}+00$ | $2.50 E+00$ |
| GM | 4．20E－03 | 8．40E－03 | 4．22E－03 | 4．22E－03 | 4．21E－03 |
| GDS | 1．34E－04 | 2．67E－04 | 1．30E－04 | 1．30E－04 | 1．32E－04 |
| CGS | 9．21E－15 | 1．84E－14 | 9．18E－15 | 9．19E－15 | 9．20E－15 |
| CGD | 5．115－15 | 1．02E－14 | 4．96E－15 | 4．96E－15 | 5．03E－15 |
| CDS | $0.00 E+00$ | 0．00E＋00 | 0．005＋00 | $0.00 E+00$ | $0.005+00$ |
| NAME | BD7 | 908 | BD | 3010 | BD11 |
| MODEL | G1 | G1 | GI | G1 | GI |
| ID | 2．85E－03 | 2．85ミ－03 | 2．85E－03 | 2．85E－03 | 2．85E－03 |
| VGS | 8．49E－01 | 8．49E－01 | 8．49E－01 | 8．49E－01 | 8．49E－01 |
| vos | 8．49E－01 | 8．49E－01 | 8．49E－01 | 8．49E－01 | 8．49E－01 |
| GM | 2．67E－03 | 2．67E－03 | 2．67E－03 | 2．67E－03 | 2．67E－03 |
| GDS | 4．72E－03 | 4．72E－03 | 4．72E．03 | 4．72E－03 | 4．72E－03 |
| CGS | 1．18E－14 | 1．185－14 | 1．18E－14 | 1．18E－14 | 1．18E－14 |
| CGD | 7．63E－15 | 7．63E－15 | 7．63E－15 | 7．63E－15 | 7．63E－15 |
| CS | $0.00 E+00$ | $0.003+00$ | 0．00E＋00 | $0.00 \mathrm{E}+00$ | $0.00 E+00$ |
| Nave | ED12 | 822 | 820 | EDI3 | 3D14 |
| MODEL | GI | G1 | GI | G1 | G1 |
| ID | 2．85E－03 | 2．85E－03 | 2．955－03 | 2．85こ－03 | 2．85玉－03 |
| VGS | 8．495－01 | $0.00 E+00$ | －3．208－03 | 8．49E－01 | 8．49E－01 |
| ves | 8．49E－01 | $2.40 \Xi+00$ | 2．508＋00 | 8．49E－01 | 8．49E－01 |
| GM | 2．67E－03 | 4．205．03 | 4．215－03 | 2．67E－03 | 2．67E－03 |
| GES | 4．72E－03 | 1．34E－04 | 1．32E－04 | 4．725－03 | 4．72E－03 |
| CSS | 1．18E－14 | 9．215－15 | 9．20E－15 | 1．18E－14 | 1．18E－14 |
| CGD | 7．63E－15 | 5．115－15 | 5．03E－15 | 7．63E－15 | 7．63E－15 |
| CDS | 0．00E＋00 | $0.005+00$ | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ |
| NAME | 3015 | ED15 | 9017 | 3018 | 823 |
| MODEL | G1 | G1 | GI | G1 | G1 |
| ID | 2．85E－03 | 2．95E－03 | 2．95E－03 | 2．85E－03 | 2．95E－03 |
| VGS | 8．49E－01 | 8．49E－01 | 8．49E－01 | 8．49E－01 | 0．00玉＋00 |
| vos | 8．49E－01 | 8．49E－01 | 8．49E－01 | 8．49E－01 | 2．40E＋00 |
| GM | 2．67E－03 | 2．67E－03 | 2．67E－03 | 2．67E．03 | 4．20E．03 |
| GES | 4．72E－03 | 4．72E－03 | 4．72E－03 | 4．725－03 | 1．34E－04 |
| CSS | 1．19E－14 | 1．18E－14 | 1．18E－14 | 1．18E－14 | 9．21E－15 |
| CGD | 7．63E－15 | 7．635－15 | 7．63E－15 | 7．53E－15 | 5．11E－15 |
| CDS | $0.00 E+00$ | $0.00 E+00$ | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ | $0.00 E+00$ |
| NAME | B32 | 8019 | BD20 | BD21 | BD22 |
| MODEI | G1 | G1 | GI | GI | G1 |
| ID | 2．97E－03 | 2．85E－03 | 2．85E－03 | 2．85E－03 | 2．85E－03 |
| VGS | 4．68E－03 | 8．50E－01 | 8．50E－01 | 8．50E－01 | 8．50E－01 |
| vis | $2.412+00$ | 8．50E－01 | 8．50E－01 | 8．50E－01 | 8．50E－01 |
| GM | 4．21E－03 | 2．58E－03 | 2．68E－03 | 2．68E－03 | 2．68E－03 |
| GES | 1．34E－04 | 4．71E－03 | 4．715－03 | 4．71E－03 | 4．71E－03 |
| CSS | 9.23 E －15 | 1．18E－14 | 1．198－14 | 1．18E－14 | 1．18E－14 |
| CGD | 5．11E－15 | 7．63E－15 | 7．63E－15 | 7．63E－15 | 7．63E－15 |
| CLS | $0.00 E+00$ | $0.00 E+00$ | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ |
| NAvE | ED23 | BD24 | 833 | 834 | 8028 |


| MODEL | G1 | G1 | G1 |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| ID | 2．85E－03 | 2．85E－03 | 2．865．03 | 2．865－03 | 2．85E－03 |
| VGS | 8．50E－01 | 8．50E－01 | $0.00 \mathrm{E}+00$ | 9．148－04 | 8．50E－01 |
| vos | 8．50E－01 | 8．50E－01 | $2.49 \mathrm{E}+00$ | $2.41 \mathrm{E}+00$ | 8．50E－01 |
| GM | 2．68E－03 | 2．68E－03 | 4．22E－03 | $4.21 \mathrm{E}-03$ | 2．68E－03 |
| GDS | 4．71E－03 | 4．71E－03 | 1．32E－04 | 1．34E－04 | 4．71E－03 |
| cGs | 1．18E－14 | 1．18E－14 | 9．215－15 | 9．22E－15 | 1．18E－14 |
| CSD | 7．63E－15 | 7．63E－15 | 5．04E－15 | 5．11E－15 | 7．63E－15 |
| Cos | $0.00 \mathrm{E}+00$ | 0．00E＋00 | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ | $0.005+00$ |
| NAME | BD29 | 日D30 | 8031 | ED32 | ED33 |
| MODEL | G1 | G1 | G1 | G1 | GI |
| ID | 2．85玉－03 | 2．85E－03 | 2．85E－03 | 2．858－03 | 2．85E－03 |
| vGS | 8．50E－01 | 8．50E－01 | 8．50E－01 | 8．50E－01 | 8．50E－01 |
| ves | 8．505－01 | 8．50E－01 | 8．50E－01 | 8．50E－01 | 8．50E－01 |
| GM | 2．63E－03 | 2．68E－03 | 2．68E－03 | 2．68E－03 | 2．63E－03 |
| GDS | 4．71E－03 | 4．71E－03 | 4．71E－03 | 4．71E－03 | 4．71E－03 |
| CGS | 1．185－14 | 1．18E－14 | 1．18E－14 | 1．18E－14 | 1．18E－14 |
| COD | 7．63E－15 | 7．63E－15 | 7．63E－15 | $7.63 \mathrm{E} \cdot 15$ | 7．632－15 |
| CDS | $0.00 E+00$ | $0.00 E+00$ | $0.00 E+00$ | $0.00 \mathrm{E}+00$ | $0.005+00$ |
| Nave | B35 | 836 | 837 | 838 | 839 |
| MODEL | G1 | G1 | G1 | G1 | G1 |
| ID | 2．965－03 | 2．86E－03 | 2．87E－03 | 2．862－03 | 2．95E－03 |
| VGS | $0.005+00$ | －2．64E－03 | 3．79E－04 | 0．00E＋00 | $0.00 \mathrm{E}+00$ |
| VDS | 2．49E＋00 | 2．525＋00 | $2.52 \mathrm{E}+00$ | $2.445+00$ | $2.41 E+00$ |
| GM | 4．22E－03 | 4．225－03 | 4．225－03 | 4．21E－03 | 4．20E－03 |
| GDS | 1．32E－04 | 1．315－04 | 1．32E－04 | 1．33E－04 | 1．34E－04 |
| CGS | 9．21玉－15 | 9．20E－15 | 9．215－15 | 9．215－15 | 9．215－15 |
| CGD | 5．04E－15 | 5．025－15 | 5．02E－15 | 5．09E－15 | 5．11E－15 |
| CDS | $0.00 \mathrm{E}+00$ | 0．00E＋00 | 0．00E＋00 | $0.00 E+00$ | $0.00 E+00$ |
| Name | 840 | 841 | 942 | 843 | 8D34 |
| MODEL | G： | G1 | Gi | G1 | GI |
| ID | 5．725－03 | 2．865－03 | 2．875－03 | 2．862－03 | 2．85E－03 |
| VGS | $0.00 \mathrm{E}+00$ | －3．86E－03 | －1．762．03 | 2．17E－03 | 8．515－01 |
| VDS | $2.48 \mathrm{E}+00$ | 2．56E＋00 | 2．59E＋00 | 2．41E＋00 | 8．51E－01 |
| GM | 8．43E－03 | 4．22E－03 | 4．23E－03 | 4．21E－03 | 2．68E－03 |
| GES | 2．65E－04 | 1．315－04 | 1．31玉－04 | 1．34E－04 | 4．71E－03 |
| CGS | 1．94E－14 | 9．19E－15 | 9．205－15 | 9．22E－15 | 1．18E－14 |
| CGD | 1．012－14 | 4．98E－15 | 4．96E－15 | 5．115－15 | 7．63E－15 |
| CCS | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ | $0.005+00$ | $0.002+00$ | $0.00 E+00$ |
| NAME | 3035 | 3D36 | 3037 | ED38 | 3039 |
| MCDEL | G1 | G1 | G1 | G1 | Gi |
| ID | 2．35E－03 | 2．85E－03 | 2．85：5－03 | 2．85E－03 | 2．85E－03 |
| VGS | 8．51E－01 | 8．51E－01 | 8．51E－01 | 8．51E－01 | 8．515－01 |
| vos | 8．51E－01 | 8．51E－01 | 8．515－01 | 8．515－01 | 8．515－01 |
| GM | 2．68E－03 | 2．68E－03 | 2．685－03 | 2．68E－03 | 2．63E－03 |
| GDS | 4．71E－03 | 4．71E－03 | 4．715－03 | 4．71E－03 | 4．71E－03 |
| CGS | 1．18E－14 | 1．18E－14 | 1．18E－14 | 1．185－14 | 1．18E－14 |
| CSD | 7．63E－15 | 7．63E－15 | 7．63E－15 | 7．63E－15 | 7．63E－15 |
| CSS | $0.00 \mathrm{E}+00$ | $0.00 E+00$ | $0.005+00$ | 0．00E＋00 | $0.00 E+00$ |
| Name | B44 | 345 | 3040 | BD4 1 | 3 D 42 |
| MODEL | G1 | G1 | G1 | G1 | G1 |
| ID | 2．86E－03 | 2．86E－03 | 2．863－03 | 2．86E－03 | 2．86E－03 |
| VGS | $0.00 \mathrm{E}+00$ | 2．37E－03 | 8．51E－01 | 8．51E－01 | 8．51E－01 |
| VDS | $2.48 \mathrm{E}+00$ | 2．41E＋00 | 8．512－01 | 8．51E－01 | 8．515－01 |
| GM | 4．22E－03 | 4．21E－03 | 2．68E－03 | 2．68E－03 | 2．68E－03 |


| Ges | 1.328 .04 | 2.34E-04 | 4.71E-03 | 4.718-03 | 4.718-03 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| - CGS | 9.215-15 | 9.22E-15 | 1.19E-14 | 1.198-14 | 1.198-14 |
| CGD | 5.05E-15 | 5.11E-15 | 7.63E-15 | 7.638-15 | 7.63E-15 |
| cos | $0.00 \mathrm{E}+00$ | $0.005+00$ | $0.00 \mathrm{E}+00$ | $0.008+00$ | $0.00 \mathrm{E}+00$ |
| name | 8043 | BD4 4 | BD45 | B46 | B26 |
| MODEL | G1 | G1 | G1 | GI | G1 |
| ID | 2.86E-03 | 2.86E-03 | 2.86E-03 | 2.86E-03 | 3.13E-03 |
| VGS | 8.518-01 | 8.51E-01 | 8.51E-01 | $0.008+00$ | 7.50E-02 |
| vos | 8.51E-01 | 8.51E-01 | 8.515-01 | $2.488+00$ | 2.51E+00 |
| GM | 2.68E-03 | 2.68E-03 | 2.68E-03 | 4.228-03 | 4.418-03 |
| GDS | 4.71E-03 | 4.71E-03 | 4.71E-03 | 1.328-04 | 1.45E-04 |
| CGS | 1.19E-14 | 1.19E-14 | 1.19E-14 | 9.21E-15 | 9.53E-15 |
| CGD | 7.63E-15 | 7.63E-15 | 7.63E-15 | 5.05E-15 | 5.10E-15 |
| CDS | $0.00 E+00$ | $0.00 E+00$ | $0.005+00$ | 0.00E+00 | $0.00 E+00$ |
| NAME | 827 | B025 | 3026 | 8027 | 828 |
| MODEL | G1 | G1 | G1 | G1 | G1 |
| ID | 3.13E-03 | 3.12E-03 | 3.125-03 | 3.12E-03 | 1.63E-02 |
| VGS | $0.00 E+00$ | 8.12E-01 | 8.12E-01 | 8.128-01 | 0.00E+00 |
| vos | $5.058+00$ | 8.128-01 | 8.12E-01 | 8.128-01 | $2.52 \mathrm{E}+00$ |
| GM | 4.65E-03 | 2.97E-03 | 2.97E-03 | 2.978-03 | 2.41E-02 |
| GDS | 1.26E-04 | 5.51E-03 | 5.51E-03 | 5.518-03 | 7.51E-04 |
| CGS | 9.15E-15 | 1.33E-14 | 1.33E-14 | 1.338-14 | 5.25E-14 |
| COD | 3.75E-15 | 8.72E-15 | 8.72E-15 | 8.72E-15 | 2.86E-14 |
| CDS | $0.00 E+00$ | $0.00 \mathrm{E}+00$ | $0.00 E+00$ | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ |
| NAME | B29 | B30 | 831 |  |  |
| MODEL | G1 | G1 | G1 |  |  |
| ID | 1.63E-02 | 1.63E-02 | 1.63E-02 |  |  |
| VGS | 2.67E-03 | 3.94E-04 | 0.00E+00 |  |  |
| vDS | 2.44E+00 | $2.51 E+00$ | 2.52E+00 |  |  |
| GM | 2.40E-02 | 2.41E-02 | 2.41E-02 |  |  |
| GDS | 7.61E-04 | 7.53E-04 | 7.51E-04 |  |  |
| CGS | 5.26E-14 | 5.255-14 | 5.25E-14 |  |  |
| CGD | 2.90E-14 | 2.86E-14 | 2.86E-14 |  |  |
| CDS | $0.00 E+00$ | $0.00 E+00$ | $0.00 E+00$ |  |  |

$V(41) / V I N 1=1.008 E+02$
INPUT RESISTANCE AT VIN1 = 8.065E+11
OUTPUT RESISTANCE AT V(41) $=5.012 E+01$

JOB CONCLUDED
TOTAL JOB TIME 64.81

Appendix 2. PSpice simulation for the Larson's Operational Amplifier with compensation


```
Larson's GaAs Compensated OP_AMP
**** CIRCUIT DESCRIPTION
```

```
Vin 12 0 AC 1m
```

Vin 12 0 AC 1m
VDD 20 0
VDD 20 0
VREF 5 0 DC. -3.3
VREF 5 0 DC. -3.3
*
*

* First stage or bootstrapped enhancement stage
* First stage or bootstrapped enhancement stage
B1 10 12 6 Gl 0.4
B1 10 12 6 Gl 0.4
B2 11 0 6 Gl 0.4
B2 11 0 6 Gl 0.4
B3 18 11 10 G1 0.1
B3 18 11 10 G1 0.1
B4 17 11 11 G1 0.025
B4 17 11 11 G1 0.025
85 20 17 18 G1 0.4
85 20 17 18 G1 0.4
B6 20 10 17 G1 0.1
B6 20 10 17 G1 0.1
B7 6
B7 6
B8 3 1 1 G2 0.05
B8 3 1 1 G2 0.05
* second stage or output stage
* second stage or output stage
B9 20 17 19 Gl 0.05
B9 20 17 19 Gl 0.05
810 19 11 15 G1 0.05
810 19 11 15 G1 0.05
B11 8 5 2 Gl 0.05
B11 8 5 2 Gl 0.05
B12 2 1 1 G1 0.05
B12 2 1 1 G1 0.05
B13 20 15 7 G1 0.117
B13 20 15 7 G1 0.117
B147 8 16 G1 0.117
B147 8 16 G1 0.117
B15 16 5 4 G1 0.117
B15 16 5 4 G1 0.117
B16 4 1 1 G1 0.117
B16 4 1 1 G1 0.117
* Mesfet connected diodes
* Mesfet connected diodes
BD1 15 15 14 G1 0.05
BD1 15 15 14 G1 0.05
BD2 14 14 13 G1 0.05
BD2 14 14 13 G1 0.05
BD3 13 13 25 G1 0.05
BD3 13 13 25 G1 0.05
BD4 25 25 8 Gl 0.05
BD4 25 25 8 Gl 0.05
* Compensarion Capacitors
* Compensarion Capacitors
Cel 11 60 0.18pt
Cel 11 60 0.18pt
Rc1 60 0 0.05k
Rc1 60 0 0.05k
** ANALYSIS
** ANALYSIS
.MODEL G1 GASFET(level=1 VTO=-1.5 BETA=0.07 LAMBDA=0.05 RD=1 RS=1
.MODEL G1 GASFET(level=1 VTO=-1.5 BETA=0.07 LAMBDA=0.05 RD=1 RS=1
    + VBI=0.8 CGS=0.5E-12 CGD=0.5E-12 IS=1E-14 FC=0.5)
    + VBI=0.8 CGS=0.5E-12 CGD=0.5E-12 IS=1E-14 FC=0.5)
* 
* .TF V(16) Vin
.TF V(16) Vin
.OP
.OP
.AC DEC 10 1R 200G
.AC DEC 10 1R 200G
. PROBE
. PROBE
.END

```
    .END
```


#  

Larson's GaAs Compensated OP_AMP
**** GAAS MESEET MODEL PARAMETEERS

## 

|  | GI |
| ---: | :---: |
| LETEI | 1 |
| VTRO | -1.5 |
| VBI | . .8 |
| AIPEA | 2 |
| B | .3 |
| BETA | .07 |
| LAMBDA | . .05 |
| RD | 1 |
| RS | 1 |
| CGD | $500.000000 E-15$ |
| CGS | $500.000000 E-15$ |


Lavson's GaAs Compensated OP_MRP
*** SMAIL SIGNAL BIAS SOLUTION TEMPERATURE - 27.000 DEG C
NODE VOLTAGE NODE vOLTAGE NODE vOLTAGE NODE VOLTAGE

| $($ | 1) | -5.0000 | ( | 2) | -3.2391 | $($ | 3) | -3.2214 | $($ | 4) | -3.2386 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 1 | 5) | -3.3000 | ( | 6) | 1.1552 | $($ | 7) | 2.7493 | $($ | 8) | . 4579 |
| ( | 10) | 3.5289 | $($ | 11) | 2.7565 | ( | 12) | 0.0000 | ( | 13) | 2.5944 |
| $($ | 14) | 2.1627 | $($ | 15) | 2.7310 | ( | 16) | . 4768 | $($ | 17) | 4.2603 |
| ( | 18) | 4.8957 | $($ | 19) | 4.1102 | $($ | 20) | 5.0000 | ( | 25) | 1.0261 |
| ( | 60) | 0.0000 |  |  |  |  |  |  |  |  |  |

VOLTAGE SOURCE CURRENTS NANE CURRENT

| Vin | $4.692 E-12$ |
| :--- | ---: |
| VDD | $-3.009 E-02$ |
| VSS | $3.009 E-02$ |
| VREF | $1.220 E-11$ |

TOTAL POWER DISSIPATION $3.01 \mathrm{E}-01$ WATTS

#  

Larson's GaAs Compensated OP_AMP
**** OPERATING POINT INFORMATION TEMPERATURE $=27.000$ DEG C


## *

| Name | B1 | 82 | B3 | B4 | B5 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| MODEL | G1 | G1 | G1 | G1 | G1 |
| ID | 3.53E-03 | 3.41E-03 | 3.53E-03 | 3.41E-03 | 3.53E-03 |
| VGS | -1.16E+00 | -1.16E+00 | -7.72E-01 | $0.00 \mathrm{E}+00$ | -6.35E-01 |
| vos | 2.37E+00 | $1.60 \mathrm{E}+00$ | $1.37 \mathrm{E}+00$ | $1.50 \mathrm{E}+00$ | $1.04 \mathrm{E}-01$ |
| GM | 2.10E-02 | 2.03E-02 | 1.02E-02 | 4.99E-03 | 8.26E-03 |
| GDS | $1.60 \mathrm{E}-04$ | 2.06E-04 | 3.24E-04 | 3.58E-04 | 4.02E-02 |
| CGS | 1.28E-13 | $1.28 \mathrm{E}-13$ | 3.53E-14 | 1.16E-14 | 1.49E-13 |
| CGD | 8.61E-14 | 9.50E-14 | 2.62E-14 | 7.59E-15 | $1.45 \mathrm{E}-13$ |
| CDS | $0.00 E+00$ | $0.00 E+00$ | $0.00 \mathrm{E}+00$ | $0.00 E+00$ | $0.00 E+00$ |
| NAME | 86 | B7 | 83 | 89 | 810 |
| MODEL | G1 | G1 | G1 | G1 | G1 |
| ID | 3.42E-03 | 6.94E-03 | 6.94E-03 | 6.93E-03 | 6.93E-03 |
| VGS | -7.31E-01 | -7.86E-02 | $0.00 E+00$ | 1.50E-01 | 2.54E-02 |
| vDS | 7.40E-01 | $4.38 \mathrm{E}+00$ | $1.78 \mathrm{E}+00$ | 8.90E-01 | $1.38 \mathrm{E}+00$ |
| GM | 9.27E-03 | 1.08E-02 | 1.02E-02 | 9.17E-03 | $1.00 \mathrm{E}-02$ |
| GDS | 2.03E-03 | 2.88E-04 | 4.60E-04 | 5.16E-03 | 1.00E-03 |
| cas | 3.57E-14 | 2.22E-14 | 2.31E-14 | 2.52E-14 | $2.34 E-14$ |
| CGD | $2.99 E-14$ | $9.89 \mathrm{E}-15$ | 1.43E-14 | 1.89E-14 | 1.58E-14 |
| CDS | $0.00 \mathrm{E}+00$ | $0.00 E+00$ | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ | $0.00 E+00$ |
| Name | B11 | B12 | B13 | 814 | B15 |
| MODEL | G1 | G1 | G1 | G1 | G1 |
| ID | 6.93E-03 | 6.93E-03 | 1.62E-02 | 1.62E-02 | 1.62E-02 |
| vGS | -6.09E-02 | $0.00 \mathrm{E}+00$ | -1.83E-02 | -...90E-02 | -6.14E-02 |
| vos | $3.70 \mathrm{E}+00$ | $1.76 \mathrm{E}+00$ | 2.25E+00 | 2.27E+00 | $3.72 \mathrm{E}+00$ |
| GM | 1.07E-02 | $1.02 \mathrm{E}-02$ | 2.42E-02 | 2.42E-02 | 2.50E-02 |
| GDS | 2.96E-04 | 4.69E-04 | 7.87E-04 | 7.82E-04 | 6.92E-04 |
| cGs | 2.24E-14 | 2.31E-14 | 5.35E-14 | 5.35E-14 | 5.23E-14 |
| CGD | 1.06E-14 | $1.44 \mathrm{E}-14$ | 3.06E-14 | $3.05 \mathrm{E}-14$ | 2.48E-14 |
| cos | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ |
| name | B16 | BD1 | BD2 | BD3 | BD4 |
| MODEL | GI | GI | G1 | G1 | G1 |
| ID | 1.62E-02 | 6.93E-03 | 6.93E-03 | 6.93E-03 | 6.93E-03 |
| vGs | $0.00 E+00$ | 5.68E-01 | 5.68E-01 | 5.63E-01 | 5.68E-01 |
| vDS | $1.76 \mathrm{E}+00$ | 5.68E-01 | 5.68E-01 | 5.63E-01 | 5.63E-01 |
| GM | 2.38E-02 | 7.18E-03 | 7.13E-03 | 7.18E-03 | 7.18E-03 |
| ges | 1.10E-03 | 1.95E-02 | $1.95 \mathrm{E}-02$ | $1.95 \mathrm{E}-02$ | 1.95E-02 |


| CGS | $5.40 \mathrm{E}-14$ | $3.67 \mathrm{E}-14$ | $3.67 \mathrm{E}-14$ | $3.67 \mathrm{E}-14$ | $.3 .67 \mathrm{E}-14$ |
| :--- | :--- | :--- | :--- | :--- | :--- |
| CGD | $3.36 \mathrm{E}-14$ | $2.75 \mathrm{E}-14$ | $2.75 \mathrm{E}-14$ | $2.75 \mathrm{E}-14$ | $2.75 \mathrm{E}-14$ |
| CDS | $0.00 \mathrm{t}+00$ | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{O}+00$ |

## **** SMAII-SIGNAL CHARACTERISTICS

$V(16) /$ Vin $=1.087 E+02$
INPUT RESISTANCE AT Vin $=-9.076 E+09$
OUTPUT RESISTANCE AT V(16) $=5.037 E+01$

JOB CONCLDDED
TOTAL JOB TIME
13.84

## Appendix 3. PSpice simulation for the Toumazou's Operational

 Amplifier with compensationToumazou's GaAs Compensated OP_AMP

**** CIRCUIT DBSCRIPTION

```
VSS1 11 0 DC -5
vSS2 20 0 DC -7
Vin 15 0 AC 1m
VDD 30 0 DC 5
** Differential to single ended converter
B1 17 15 16 G1 0.3
B2 30 0 16 G1 0.3
B3 30 19 17 G1 0.015
B4 16 9 11 G1 0.01
B5 16 11 11 G1 0.02
B6 9 20 20 G1 0.02
B7 30 17 19 G1 0.02
** Level shifter
BD1 19 19 21 G1 0.01
BD2 21 21 22 G1 0.01
BD3 22 22 23 G1 0.01
BD4 23 23 24 G1 0.01
BD5 24 24 25 G1 0.01
BD6 25 25 26 G1 0.01
BD7 26 26 27 G1 0.017
BD8 27 27 9GG10.025
** Double cascode current mirror
B8 30 4 5 G1 0.1
B9 5 4 6 G1 0.01
B10 6 11 10 G1 0.1
B11 10 9 11 G1 0.01
B127 9 11 G1 0.02
B13 4 10 7 Gl 0.06
B14 2 6 % 4 G1 0.02
B15 30 5 2 G1 0.06
** Class A output stage
B16 30 50 40 G1 0.1
B17 40 11 11 G1 0.1
* Frequency compensation : pole zero cancellation
C1 50 0 4P
R1 4 50 10
** ANALYSIS
.MODEL G1 GASFET(level=1 VTO=-1.5 BETA=0.07 LAMBDA=0.05 RD=1 RS=1
+ VNEL=0.8 CGS=0.5E-12 CGD=0.5E-12 IS=18-14 PC=0.5)
.TF V(40) Vin
.OP
.AC DEC 10 1R 100G
.PROBE
. END
```


# Toumazou's GaAs Compensated OP_AMP 

**** GaAs MESFET MODEL PARAMETERS

|  | G1 |
| ---: | :---: |
| LEVEL | 1 |
| VTO | -1.5 |
| VBI | . .8 |
| ALPHA | 2 |
| B | .3 |
| BETA | .07 |
| LAMBDA | .05 |
| RD | 1 |
| RS | 1 |
| CGD | $500.000000 \mathrm{~B}-15$ |
| CGS | $500.000000 \mathrm{~B}-15$ |

Toumazou's GaAs Compensated OP_AMP


VOLTAGE SOURCE CURRENTS NAMB CURRENT

VSS1 2.4588-02
VSS2 2.805B-03
Vin 3.350B-12
VDD -2.738B-02
TOTAL POWER DISSIPATION 2.79E-01 WATHS

[^1]**** OPERATING POINT INFORMATION TEMPERATURE = 27.000 DEG C

| cgs | 3.248-14 | 4.64E-15 | 3.248-14 | 4.64E-15 | 9.23E-15 |
| :---: | :---: | :---: | :---: | :---: | :---: |
| CGD | 1.88E-14 | 3.368-15 | 1.848-14 | 3.36E-15 | 5.718-15 |
| CDS | $0.00 \mathrm{~B}+00$ | $0.008+00$ | $0.008+00$ | $0.00 \mathrm{E}+00$ | $0.00 \mathrm{E}+00$ |
| NAMS | B13 | B14 | B15 | B16 | 817 |
| MODEL | G1 | G1 | G1 | G1 | G1 |
| ID | 2.78E-03 | 2.78E-03 | 2.788-03 | 1.57E-02 | 1.578-02 |
| VGS | -6.99E-01 | -7.81E-05 | -6.968-01 | 5.97E-03 | $0.008+00$ |
| VDS | 3.328+00 | 1.79E+00 | $3.09 \mathrm{E}+00$ | $4.89 \mathrm{~B}+00$ | $5.11 \mathrm{E}+00$ |
| GM | 7.36E-03 | 4.088-03 | 7.32E-03 | 2.32B-02 | 2.33E-02 |
| GDS | 1.208-04 | 1.818-04 | 1.218-04 | 6.37E-04 | 6.32B-04 |
| CGS | 2.16E-14 | 9.23E-15 | 2.16E-14 | 4.598-14 | 4.57E-14 |
| CGD | 1.23E-14 | 5.718-15 | 1.26E-14 | 1.908-14 | 1.86E-14 |
| CDS | $0.00 \mathrm{E}+00$ | $0.008+00$ | $0.00 \mathrm{E}+00$ | $0.008+00$ | $0.008+00$ |

## **** SMALL-SIGNAL CHARACTBRISTICS

$V(40) / V i n=1.6098+03$
INPUT RESISTANCE AT Vin $=1.367 \mathrm{~B}+11$
OUTPUT RBSISTANCE AT V(40) $=5.085 B+01$

JOB CONCLUDED
TOTAL JOB TIME 23.67


[^0]:    VOLTAGE SOURCE CURRENTS
    NAME
    CURRENTS

[^1]:    Toumazou's GaAs Compensated OP_AMP

