Graduate Thesis Or Dissertation
 

Reduced instruction set computer memory architectures

Public Deposited

Downloadable Content

Download PDF
https://ir.library.oregonstate.edu/concern/graduate_thesis_or_dissertations/pn89db537

Descriptions

Attribute NameValues
Creator
Abstract
  • This thesis describes the design of a Reduced Instruction Set Computer. Its instruction memory utilizes a unique cache architecture and a two-stage memory pipelining technique. Because of the bandwidth of the 64-bit instruction bus, instruction prefetching is possible and is implemented. The data memory is bridged by a four-way set-associative cache which uses a mix of write-through and copy-back memory write-back policies. A four-stage execution pipeline is used to accelerate instruction execution. Scoreboard bits are implemented for the general register set. The use of the scoreboard reduces data dependency problems. The cache architecture is specifically designed to handle programs including branch instructions. Simulation results show that the CPU executes cold-start simulated programs in nearly half the time of that of other RISC microprocessors.
Resource Type
Date Available
Date Issued
Degree Level
Degree Name
Degree Field
Degree Grantor
Commencement Year
Advisor
Academic Affiliation
Non-Academic Affiliation
Subject
Rights Statement
Publisher
Peer Reviewed
Language
Digitization Specifications
  • File scanned at 300 ppi (Monochrome, 8-bit Grayscale) using ScandAll PRO 1.8.1 on a Fi-6770A in PDF format. CVista PdfCompressor 5.0 was used for pdf compression and textual OCR.
Replaces

Relationships

Parents:

This work has no parents.

In Collection:

Items

Thumbnail Title Date Uploaded Visibility Actions
file details WidjajaStephen1990.pdf 2017-08-23 Public Download