Article
 

Teraohm on-chip resistance realisation using switched capacitor topologies

Público Deposited

Contenido Descargable

Descargar PDF
https://ir.library.oregonstate.edu/concern/articles/b5644s58q

Descriptions

Attribute NameValues
Creator
Abstract
  • Two large-resistance realisation schemes are proposed using switched-capacitor circuits. The equivalent resistance of the array realisation increases as the third power of the number of capacitor pairs, and that of the ladder realisation increases exponentially. The equivalent resistance for the ladder scheme also grows with the capacitance ratio. Using these schemes, large resistances can be fabricated with standard CMOS process in an affordable chip area. Simulation results show that very low pole frequency (~ 9 Hz in the example) can be achieved with practical element values, and with a capacitance spread of only 10 in a three-stage ladder.
  • This is the author's peer-reviewed final manuscript, as accepted by the publisher. The published article is copyrighted by the Institution of Engineering and Technology and can be found at: http://digital-library.theiet.org/content/journals/el.
Resource Type
DOI
Fecha Disponible
Fecha de Emisión
Citation
  • Li, W., Wang, T., Cao, J., & Temes, G. (2012). Teraohm on-chip resistance realisation using switched capacitor topologies. Electronics Letters, 48(11), 623-624. doi: 10.1049/el.2012.0767
Journal Title
Journal Volume
  • 48
Journal Issue/Number
  • 11
Declaración de derechos
Funding Statement (additional comments about funding)
  • This work was supported by the NSF Center for the Design of Analog-Digital Integrated Circuits.
Publisher
Peer Reviewed
Language
Replaces

Relaciones

Parents:

This work has no parents.

Elementos

Miniatura Título Fecha de subida Visibilidad Acciones
file details LiWeiElectricalEngineeringComputerScienceTeraohmOnChip.pdf 2017-07-17 Público Descargar