APA

Uttarwar, T. (2011). A digital multiplying delay locked loop for high frequency clock generation. : Oregon State University.