Search Constraints

Start Over
Filtering by: Committee Member Tenca, Alexandre F. Remove constraint Committee Member: Tenca, Alexandre F. Academic Affiliation Electrical Engineering and Computer Science Remove constraint Academic Affiliation: Electrical Engineering and Computer Science

Search Results

  • Development and enhancement of AE32000 : an embedded microprocessor core

    Creator:
    Yerubandi, Siva Sai
    Abstract:
    AE32000 microprocessor was developed mainly to address the need for the reduction in the amount of memory accesses in embedded applications. One of the primary goals of a computer architect is the design and construction of machines, that support the efficient execution of the programs that will run on them....
    Resource Type:
    Masters Thesis
    Full Text:
    the members of my committee who braved the storm of the century to attend my defense: Dr. Alexandre F

  • A resource-constrained scheduling scheme that considers resources operating at multiple voltages and register assignment

    Creator:
    Lee, Chee
    Abstract:
    Power and timing requirements are becoming more and more stringent as applications move from less mobile devices to more mobile ones. As such, it is important to optimize these applications as much as possible in order to provide the best solution that is low power and low latency. Although there...
    Resource Type:
    Masters Thesis
    Full Text:
    my committee, Professors Alexandre Tenca, Alexandre F.T. Yokochi, and Cetin Kaya Koc for taking the

  • Enhancing and profiling the AE32000 cycle accurate embedded processor simulator

    Creator:
    Megarajan, Balaji
    Abstract:
    The AE32000 processor core, developed by Advanced Digital Chips Inc., Korea, is used primarily in the embedded processing environment. The AE32000 simulator models this embedded processor core having high code density. An enhanced simulator was developed to study the performance of the present Instruction Set Architecture after comparison with the...
    Resource Type:
    Masters Thesis
    Full Text:
    day was extremely helpful. I also like to thank Dr. Alexandre Tenca, Dr. Roger Traylor and Dr

  • Eager data transfer mechanism for user-level network protocol

    Creator:
    Won, Chulho
    Abstract:
    This dissertation investigates the use of a hardware mechanism called Eager Data Transfer (EDT) for achieving the reduction of communication latency for user-level network protocol. To reach the goal, the dissertation addresses the following research issues. First, the development of a communication system performance evaluation tool called Linux/SimOS is presented....
    Resource Type:
    Dissertation
    Full Text:
    F. Tenca, Dr. Molly Shor, Dr. Huaping Liu, and Dr. Harold Parks for providing valuable time and

  • Modeling and experimental verification of electric and magnetic fields generated by undersea power transmission cables

    Creator:
    York, Charles E.
    Abstract:
    As interest grows in developing devices to harvest energy from ocean waves, tidal currents, and offshore wind, concerns over possible environmental effects from such devices also grow. One such concern is over the induced electric fields and the generated magnetic fields from generators and their associated submarine power cables in...
    Resource Type:
    Masters Thesis
    Full Text:
    . Alexandre Yokochi for their considerable instruction, guidance and moral support; Dr. Adam Schultz for