Search Constraints

Start Over
Filtering by: Alternative title ssim Circular of information no. 29 Remove constraint Alternative title ssim: Circular of information no. 29 Academic Affiliation Electrical and Computer Engineering Remove constraint Academic Affiliation: Electrical and Computer Engineering

Search Results

  • A simple RLS-POCS solution for reduced complexity ADSL impulse shortening

    Creator:
    Helms, Sheldon J.
    Abstract:
    Recently, with the realization of the World Wide Web, the tremendous need for high-speed data communications has grown. Several access techniques have been proposed which utilize the existing copper twisted pair cabling. Of these, the xDSL family, particularly ADSL and VDSL, have shown great promise in providing broadband or near-broadband...
    Resource Type:
    Masters Thesis
    Full Text:
    quite long, and an appreciable information rate reduction will be incurred by the appending of

  • Design of totally self-checking checker for t-unidirectional error detecting codes

    Creator:
    Malhotra, Sanjeev
    Abstract:
    The use of Totally Self-Checking Checkers in the design of highly reliable systems has significant advantages. It allows errors to be detected upon occurance without testing whether the error is caused by a permanent or an intermittent fault. The TSC circuit provides an error indication whenever the input is not...
    Resource Type:
    Masters Thesis
    Full Text:
    Totally Self-Checking Two-Rail Checker for 8 Inputs 28 3.5 A Parity Tree for Diagnosis of TRC8 29 3.6

  • Observability and information structure of nonlinear systems

    Creator:
    Hwang, Chun Sik
    Abstract:
    An observability problem for both deterministic and stochastic systems is studied here. Deterministic observability is a determination of whether every state of the system is connected to the observation mechanism and how it is connected, if connected. On the other hand, stochastic observability discusses the "tightness" of the connection in...
    Resource Type:
    Dissertation
    Full Text:
    Observability and information structure of nonlinear

  • Design procedure for brushless doubly-fed machine used as a limited speed-range pump drive

    Creator:
    Alajmi, Abdulhadi M.
    Abstract:
    The continuing desire of industry to further improve process efficiency, through tighter control and energy conservation, has prompted users to pay closer attention to Adjustable Speed Drives (ASDs). The conventional ASDs consist of induction or synchronous motors controlled by power electronic controllers through the adjustment of supply frequency and line...
    Resource Type:
    Masters Thesis
    Full Text:
    of Master of Science in Electrical and Computer Engineering presented on October 29, 1993. Title

  • An eraseable MOS read-only memory

    Creator:
    Johnson, Norman Leland
    Abstract:
    A non-volatile electrically alterable read-only memory using an MOS field effect transistor with a threshold voltage which depended upon the position of ionic charges for its memory was fabricated. The conventional silicon dioxide layer was replaced by a composite layer consisting of thermal silicon dioxide, electron beam evaporated aluminum oxide,...
    Resource Type:
    Dissertation
    Full Text:
    Information in the Memory Matrix 20 Reading Operation of a Memory Transistor in a Matrix 23 III EXPERIMENTAL

  • Content-based color image retrieval

    Creator:
    Varanguien de Villepin, Audrey
    Abstract:
    A fully automated method for content-based color image retrieval is developed to extract color and shape content of an image. A color segmentation algorithm based on the k-mean clustering algorithm is used and a saturated distance is proposed to discriminate between two color points in the HSV color space. The...
    Resource Type:
    Masters Thesis
    Full Text:
    information contained in an image on the basis of its significant edges. Edge direction histogram generated

  • A programmable network interface unit for hybrid meshnet local area networks

    Creator:
    Merchant, Shashank C.
    Abstract:
    A Hybrid Meshnet LAN, a new local area network architecture, has been proposed by Dr. Cheoul-Shin Kang and Dr. James Herzog. It provides for distributed control hybrid architecture which is good for effective load sharing under various local area network environments. Hybrid Meshnet has a dual channel structure, a token...
    Resource Type:
    Masters Thesis
    Full Text:
    medium local area network for the purpose of transmitting and receiving information on that shared

  • A schemata model of real-time information processing systems

    Creator:
    Szulewski, Paul A.
    Abstract:
    In an attempt to provide a practical means to measure the information processing capacity of a real-time digital processing system a theoretical framework, the Real-Time Schemata, whose basis is a schematic description and a measure of "useful information," is presented. The description applies to processes that would typically be implemented...
    Resource Type:
    Masters Thesis
    Full Text:
    A schemata model of real-time information processing

  • Model and design of cmos phase-locked loop

    Creator:
    Shum, Daniel K.
    Abstract:
    This thesis will examine the model and design technique of a self-contained analog CMOS Phase-Locked Loop. This system has an adaptable filter and demodulator for an oscillating frequency of up to 1000 KHz and it is programmable by means of an external resistor and capacitor. The first topic to be...
    Resource Type:
    Masters Thesis
    Full Text:
    Engineering presented on June 29, 1989. Title: Model and Design of CMOS Phase-Locked Loop. Redacted for

  • VLSI implementation of adaptive BIT/serial IIR filters

    Creator:
    Badyal, Rajeev
    Abstract:
    A new structure for the implementation of bit/serial adaptive IIR filter is presented. The bit level system consists of gated full adders for the arithmetic unit and data latches for the data path. This approach allows recursive operation of the IIR filter to be implemented without any global interconnections, minimal...
    Resource Type:
    Masters Thesis
    Full Text:
    Computer Engineering presented on January 29, 1992. Title: VLSI Implementation of Adaptive BIT/Serial IIR