Search Constraints

Start Over
Filtering by: Creator Leichti, Robert J. Remove constraint Creator: Leichti, Robert J. Committee Member Liu, Huaping Remove constraint Committee Member: Liu, Huaping File Format application/pdf Remove constraint File Format: application/pdf Subject Asynchronous circuits -- Noise Remove constraint Subject: Asynchronous circuits -- Noise

Search Results

  • Comparison and impact of substrate noise due to clocked and clockless circuitry

    Creator:
    Le, Jim K.
    Abstract:
    Delay insensitive asynchronous circuitry provides significant advantages with respect to substrate noise due to localized switching. The differences between the substrate noise from NULL Convention Logic (NCL) and traditional Clocked Boolean Logic (CBL) are described and analyzed based on measured results. A test chip fabricated in the TSMC 0.25 um...
    Resource Type:
    Masters Thesis
    Full Text:
    about substrate noise coupling. In addition, I would also like to thank Robert Batten for his help in