Search Constraints

Start Over
Filtering by: Creator Tran, Jenny K. Remove constraint Creator: Tran, Jenny K. Committee Member Liu, Huaping Remove constraint Committee Member: Liu, Huaping Resource Type Masters Thesis Remove constraint Resource Type: Masters Thesis

Search Results

  • Ultra low capacitance RFIC probe

    Creator:
    Jacob, Michael E.
    Abstract:
    In Radio Frequency Integrated Circuits (RFIC) or high frequency digital ICs, there is a demand to probe the internal nodes for testing. The ultra low capacitance RFIC probe presented in his work is a flexible tool for these applications. The probe utilizes the coupling between a tungsten needle and the...
    Resource Type:
    Masters Thesis
    Full Text:
    MOSFET2 Tran Tran2 StopTime=30.0 nsec StartTime=20 nsec TRANSIENT S_Param SP1 Span=0.8 GHz Center=5.7

  • Modeling and simulation methods for RF MEMS VCOs

    Creator:
    Sankaranarayanan, Janakiram Ganesh
    Abstract:
    This work focusses on the modeling and the development of efficient coupled simulation techniques for MEMS based RF oscillators. High-level models for MEMS based varactors have been discussed and their accuracy issues are identified, based on comparisons with numerical simulations. A faster simulation approach based on the time-domain shooting method...
    Resource Type:
    Masters Thesis
    Full Text:
    sus- pended by a spring with spring constant k, while the bottom plate of the capacitor 6 is

  • Model development via delay extraction for the time-domain simulation of lossy transmission lines.

    Creator:
    Blevins, Chris
    Abstract:
    This thesis presents two new approaches for the broadband, time-domain modeling of lossy transmission lines. Each approach is based on an alternative derivation of delay extraction in order to separate the line's linear phase from its attenuation and dispersion. Augmentation networks represent the derived attenuation networks as rational function approximations....
    Resource Type:
    Masters Thesis
    Full Text:
    FIGURE 5.2 CIRCUIT REALIZATION OF THE TRANSFORMATION NETWORK 𝐾

  • High-speed CMOS dual-modulus presalers for frequency synthesis

    Creator:
    Desikachari, Ranganathan
    Abstract:
    Phase-locked loop (PLL) frequency synthesizers lie at the heart of most radio transceivers. An important objective of the electronics and communications industry is to design high-speed building blocks which dissipate the lowest possible power, and to ac- complish this with the cheapest technology. The dual-modulus prescaler is one of the...
    Resource Type:
    Masters Thesis
    Full Text:
    - Pass Filter VCO X(t) Y(t) (a) G LPF (s) X(s) Y(s) K PD K vco s (b

  • Fast queuing policies via convex relaxation

    Creator:
    Nguyen-Huu, Duong
    Abstract:
    Traditionally, networking protocol designs have placed much emphasis on point-to-point reliability and efficiency. With the recent rise of mobile and multimedia applications, other considerations such as power consumption and/or Quality of Service (QoS) are becoming increasingly important factors in designing network protocols. As such, we present a new flexible framework...
    Resource Type:
    Masters Thesis
    Full Text:
    example of a discrete-time version of the classicalM/M/1/k queuing model to illustrate the relationship

  • Understanding the ultra-wideband channel within a computer chassis

    Creator:
    Redfield, Stephen J.
    Abstract:
    Recent developments in computing technology have generated a demand for more streamlined and effective test systems. By replacing traditional in-chassis wired interconnects with a broadcast wireless system, fault detection and error susceptibility will drastically improve, input/output capabilities will expand, and routing complexity will decrease. Ultra-wideband impulse radio's (UWB-IR) characteristic multipath-immunity...
    Resource Type:
    Masters Thesis
    Full Text:
    model is broken into two segments, where the tran- sition distance is determined experimentally. This

  • Analysis and modeling of coplanar on-chip interconnects on silicon substrates

    Creator:
    Luoh, Yi
    Abstract:
    The electrical behavior of on-chip interconnects has become a dominant factor in silicon-based high speed, RF, and mixed-signal integrated circuits. In particular, the frequency-dependent loss mechanisms in heavily-doped silicon substrates can have a large influence on the transmission characteristics of on-chip interconnects. To optimize the performance of the integrated circuit,...
    Resource Type:
    Masters Thesis

  • A study of basic building blocks of analog-to-digital delta-sigma modulators

    Creator:
    Guo, Yuhua
    Abstract:
    In this thesis, a novel Direct-Charge-Transfer (DCT) integrator structure is proposed, which can settle much faster than regular switch-capacitor integrators. A new Spread-Spectrum Dynamic Element Matching (SS-DEM) algorithm is also introduced, which can effectively spread or shape the nonlinearity error of multi-bit DAC in the feedback path, thus improve the...
    Resource Type:
    Masters Thesis

  • Semi-digital PLL architecture for ultra low bandwidth applications

    Creator:
    George, Edmond
    Abstract:
    Phase Locked Loops(PLLs) are an integral part of almost every electronic system. Systems involving low frequency clocks often require PLLs with low bandwidth. The area occupied by the large loop filter capacitor and resistor in a low bandwidth PLL design makes the realization of traditional charge-pump PLL architecture impractical on...
    Resource Type:
    Masters Thesis
    Full Text:
    is below the target frequency of 20kHz. Tran- 31 sistor N7 is driven by the output of the charge