Search Constraints

Start Over
Filtering by: DOI 10.1094/PDIS-10-11-0837-RE Remove constraint DOI: 10.1094/PDIS-10-11-0837-RE Committee Member Liu, Huaping Remove constraint Committee Member: Liu, Huaping

Search Results

  • Low noise clocking for high speed serial links

    Creator:
    Brownlee, Merrick
    Abstract:
    As the functionality of digital chips continues to increase dramatically, chip- to-chip communication bandwidths must scale accordingly to avoid constraining the overall system performance. Therefore, high speed transceiver design has be- come an important research topic. In particular, the performance of the circuits that are responsible for timing accuracy are...
    Resource Type:
    Dissertation
    Full Text:
    Doctor of Philosophy in Electrical and Computer Engineering presented on November 10, 2006. Title: Low

  • Noise optimization for low-voltage CMOS audio preamplifier systems

    Creator:
    Brown, Matthew Eugene
    Abstract:
    There is a large and growing market for portable consumer audio products with very small size. As the size of these products is reduced, the area occupied by batteries becomes significant and hence limits the number of batteries to one. In order to build such small products, high levels of...
    Resource Type:
    Masters Thesis
    Full Text:
    . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 3.4 Switches

  • Measurement and characterization of ultra-wideband wireless interconnects within active computing systems

    Creator:
    Woracheewan, Sirikarn
    Abstract:
    Ultra-wideband (UWB) radio has become an attractive alternative for wireless communications due to the robustness to multipath fading, low power transmission, mostly-digital implementation, and low cost. Furthermore, short-range, high data-rates applications are possible with UWB radios due to the wide spectral allocations at 3.1 - 10.6 GHz. This thesis presents...
    Resource Type:
    Masters Thesis
    Full Text:
    . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . 10 2.3.1 Wireless Personal Area Networks (WPANs) . . . . . . . . . . . . . . 10 2.3.2 Wireless

  • Iterative reconstruction methods of CT images using a statistical framework

    Creator:
    Delgado, Diana
    Abstract:
    Medical imaging technologies play a vital role in early diagnosis of disease by providing internal images of the human body to medical professionals. Computed Tomography (CT) is currently the most commonly used medical imaging technology because it is easy to use, detectors and scanners are constantly improving, and more importantly,...
    Resource Type:
    Masters Thesis
    Full Text:
    Computer Engineering presented on June 10, 2010. Title: Iterative Reconstruction Methods of CT Images

  • High-speed CMOS dual-modulus presalers for frequency synthesis

    Creator:
    Desikachari, Ranganathan
    Abstract:
    Phase-locked loop (PLL) frequency synthesizers lie at the heart of most radio transceivers. An important objective of the electronics and communications industry is to design high-speed building blocks which dissipate the lowest possible power, and to ac- complish this with the cheapest technology. The dual-modulus prescaler is one of the...
    Resource Type:
    Masters Thesis
    Full Text:
    /3 dual-modulus divider. then the system can be in three states : Q1 Q2 = 01, 10, 11. The Q1 Q2 = 00

  • Novel power conditioning circuits for piezoelectric micro power generators

    Creator:
    Han, Jifeng
    Abstract:
    Advanced low power devices promote the development of micro power generators (MPGs) to replace the batteries to power them. Due to the trend in decreasing integrated circuit (IC) supply voltages, power supply designers are facing more and more serious challenges. The objective of this research is to design a power...
    Resource Type:
    Dissertation
    Full Text:
    …………………………………….…………….……………… 1 1.2 Previous Work ……………………………………………………………… 10 1.3 Research Objectives

  • Design techniques for low-power multi-GS/s analog-to-digital converters

    Creator:
    Jiang, Tao
    Abstract:
    Ultra-high-speed (>10GS/s), medium-resolution (5~6bit), low-power (<50mW) analog-to-digital converter can find it application in the areas of digital oscilloscopes and next-generation serial link receivers. There are several challenges to enable a successful design, however. First, the time-interleaved architecture is required in order to achieve over 10GS/s sampling rate, with the trade-off...
    Resource Type:
    Dissertation
    Full Text:
    ][8], the comprehensive theory of which has also been presented and discussed [9][10][11][12]. The

  • Opportunistic bandwidth sharing through reinforcement learning

    Creator:
    Venkatraman, Pavithra
    Abstract:
    The enormous success of wireless technology has recently led to an explosive demand for, and hence a shortage of, bandwidth resources. This expected shortage problem is reported to be primarily due to the inefficient, static nature of current spectrum allocation methods. As an initial step towards solving this shortage problem,...
    Resource Type:
    Masters Thesis
    Full Text:
    6.1 SUG distribution: m = 3, φ = 6, Vj = [5 10 15]. . . . . . . . . . . . . . . . . . . 34 6.2

  • A dual-path 2-0 MASH ADC with dual digital error correction

    Creator:
    Zhang, Zhenyong
    Abstract:
    This dissertation presents a dual-path 2-0 MASH (Multi-stAge-noise -SHaping) ADC with two verified digital corrections of DAC mismatch error and quantization noise leakage. By using these two techniques, the requirements for the analog circuits are greatly relaxed. The dual-path structure generates two outputs, one only composed of conversion errors, the...
    Resource Type:
    Dissertation
    Full Text:
    Fig.3-4. SNR improvement after DAC correction 33 0 5 10 10 -5 10 -4 10 -3 er ro r re

  • An ultra low voltage micropower GPS receiver RF front-end for wildlife tracking

    Creator:
    Heiberg, Adam C.
    Abstract:
    A fully integrated CMOS GPS receiver RF front end optimized for low power operation is presented. The system operates with a supply voltage down to 250 mV. A prototype has been fabricated in a 0.13μm CMOS process and includes a low voltage LNA, quadrature oscillators, and quadrature mixers. It exhibits...
    Resource Type:
    Masters Thesis
    Full Text:
    processing gain of the spread spectrum GPS signal [10]. TABLE 2.1: L1 GPS Specifications [11] Channel