Search Constraints

Start Over
Filtering by: Contributor Negueruela, M. J. Remove constraint Contributor: Negueruela, M. J. Committee Member Nguyen, Thinh Remove constraint Committee Member: Nguyen, Thinh File Format application/pdf Remove constraint File Format: application/pdf

Search Results

  • Power reduction of MPEG video decoding for mobile multimedia systems

    Creator:
    Lewis, James M.
    Abstract:
    The purpose of this thesis is to explore methods which can reduce the power dissipation of a mobile system while decoding MPEG video. MPEG decoding is a microprocessor intensive process that makes heavy use of both the L1 and L2 caches as well as main memory. The heavy load placed...
    Resource Type:
    Masters Thesis
    Full Text:
    AN ABSTRACT OF THE THESIS OF James M. Lewis for the degree of Master of Science in Electrical and

  • A channelized digital receiver design for UWB sytems in a multipath indoor environment

    Creator:
    Chang, Yuhao
    Abstract:
    This thesis presents a channelized digital receiver design for UWB sytems in a multipath indoor environment. The UWB technology has been used for commercial and military purposes due to a number of advantages such as low-power consumption, noise-like and carrier free. The energy of UWB signal is spread over a...
    Resource Type:
    Masters Thesis
    Full Text:
    ….………………………………………………………17 12. Convolutional Encoder with g(x)=(23,35), Rate 1/2 and M=4

  • Channel estimation and data detection for mobile MIMO OFDM systems

    Creator:
    Gao, Jie
    Abstract:
    Designing spectral efficient, high-speed wireless links that offer high quality- of-service and range capability has been a critical research and engineering challenge. In this thesis, we mainly address the complexity and performance issues of channel estimation and data detection in multiple-input multiple-output (MIMO) orthogonal frequency division multiplexing (OFDM) systems over...
    Resource Type:
    Dissertation
    Full Text:
    generated as a(t, l) = √ 2 N1 N1∑ n=1 M(l, n) [cos(πn/N1) + j sin(πn/N1)] cos(ωnt + θn) (2.31) where M

  • Gray codes and their applications

    Creator:
    Anantha, Madhusudhanan
    Abstract:
    An n-bit Gray code is an ordered set of all 2n binary strings of length n. The special property of this listing is that Hamming distance between consecutive vectors is exactly 1. If the last and first codeword also have a Hamming distance 1 then the code is said to...
    Resource Type:
    Dissertation
    Full Text:
    Yi, i = 1, 2, 3, . . . be the received word at the i-th time assuming errors in all Yj, j = 1, 2, 3

  • A genetic algorithm for the vehicle routing problem with heterogeneous vehicles from multiple depots, allowing multiple visits

    Creator:
    Lim, Hyunpae
    Abstract:
    In the thesis, an application of a genetic algorithm (GA) is considered to solve the vehicle routing problem (VRP) which involves heterogeneous vehicles to serve known customer demands from multiple depots achieving the minimum delivery cost, where each customer must be satisfied by one or more visit(s), and each vehicle...
    Resource Type:
    Masters Thesis
    Full Text:
    the distance dij from node i to j, where i and j = {0, 1,…, n}, where 0 stands for a single depot

  • Network coding in relay networks

    Creator:
    Alban, Eduardo
    Abstract:
    Transmission over wireless networks presents multiple technical challenges due to noise, interference, fading, power constraints and bandwidth limitation. Different solutions have been propposed to overcome these issues and some of them are treated here. Cooperative diversity has been proposed as an implementation for networks where terminals are restricted to using...
    Resource Type:
    Masters Thesis
    Full Text:
    continuous-time channel as following [12, pg. 102]: yj[k] = ai,j [k]xi[k] + zj [k] i 6= j, (2.1) where xi

  • Low-complexity high-speed VLSI design of low-density parity-check decoders

    Creator:
    Cui, Zhiqiang
    Abstract:
    Low-Density Parity-check (LDPC) codes have attracted considerable attention due to their capacity approaching performance over AWGN channel and highly parallelizable decoding schemes. They have been considered in a variety of industry standards for the next generation communication systems. In general, LDPC codes achieve outstanding performance with large codeword lengths (e.g.,...
    Resource Type:
    Dissertation
    Full Text:
    binary (n, k) LDPC code specified by a parity-check matrix H with M rows and N columns. Using a

  • Single-level dynamic register caching architecture for high-performance superscalar processors

    Creator:
    Liebert, John A.
    Abstract:
    The amount of instruction level parallelism (ILP) that can be exploited depends greatly on the size of the instruction window and the number of in-flight instructions the processor can support. However, this requires a register file with a large set of physical registers for renaming and multiple ports to provide...
    Resource Type:
    Masters Thesis
    Full Text:
    R e la ti v e I P C I m p ro v e m e n t 4Cache / 12Full 6Cache / 10Full 8Cache / 8Full

  • Data processing for anomaly detection in web-based applications

    Creator:
    Gaarudapuram Sriraghavan, Rajagopal
    Abstract:
    Web applications are popular attack targets. Misuse detection systems use signature databases to detect known attacks. However, it is difficult to keep the database up to date with the rate of discovery of vulnerabilities. They also cannot detect zero-day attacks. By contrast, anomaly detection systems learn the normal behavior of...
    Resource Type:
    Masters Thesis
    Full Text:
    ............................................................................15 6. Apache M=D Information Disclosure attack

  • Instruction fetching, scheduling, and forwarding in a dynamic multithreaded processor

    Creator:
    Browning, Adam W.
    Abstract:
    Dynamic multithreaded processors attempt to increase the performance of a single sequential program by dynamically extracting threads from sources such as loop iterations. The scheduling of instructions in such a processor plays a vital role in the amount of thread level parallelism that can be extracted and thus the overall...
    Resource Type:
    Masters Thesis